Noise mitigation in single-ended links

An integrated circuit includes a first terminal for receiving a data signal, a second terminal for receiving an external reference voltage, a receiver, and a reference voltage generation circuit. The receiver is powered by a power supply voltage with respect to ground and has a first input coupled t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gopalakrishnan, Karthik, Mangaser, Ramon, Jayaraman, Pradeep, Chu, Andy Huei
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Gopalakrishnan, Karthik
Mangaser, Ramon
Jayaraman, Pradeep
Chu, Andy Huei
description An integrated circuit includes a first terminal for receiving a data signal, a second terminal for receiving an external reference voltage, a receiver, and a reference voltage generation circuit. The receiver is powered by a power supply voltage with respect to ground and has a first input coupled to the first terminal, a second input for receiving a shared reference voltage, and an output for providing a data input signal. The reference voltage generation circuit is coupled to the second terminal and receives the power supply voltage. The reference voltage generation circuit is operable to form the shared reference voltage by mixing noise from the power supply voltage and noise from the second terminal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12101135B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12101135B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12101135B23</originalsourceid><addsrcrecordid>eNrjZFDzy88sTlXIzSzJTE8syczPU8jMUyjOzEvPSdVNzUtJTVHIyczLLuZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYZGhgaGhsamTkbGxKgBAGTIJ3c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Noise mitigation in single-ended links</title><source>esp@cenet</source><creator>Gopalakrishnan, Karthik ; Mangaser, Ramon ; Jayaraman, Pradeep ; Chu, Andy Huei</creator><creatorcontrib>Gopalakrishnan, Karthik ; Mangaser, Ramon ; Jayaraman, Pradeep ; Chu, Andy Huei</creatorcontrib><description>An integrated circuit includes a first terminal for receiving a data signal, a second terminal for receiving an external reference voltage, a receiver, and a reference voltage generation circuit. The receiver is powered by a power supply voltage with respect to ground and has a first input coupled to the first terminal, a second input for receiving a shared reference voltage, and an output for providing a data input signal. The reference voltage generation circuit is coupled to the second terminal and receives the power supply voltage. The reference voltage generation circuit is operable to form the shared reference voltage by mixing noise from the power supply voltage and noise from the second terminal.</description><language>eng</language><subject>CONTROLLING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PHYSICS ; REGULATING ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES ; TRANSMISSION</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240924&amp;DB=EPODOC&amp;CC=US&amp;NR=12101135B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240924&amp;DB=EPODOC&amp;CC=US&amp;NR=12101135B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Gopalakrishnan, Karthik</creatorcontrib><creatorcontrib>Mangaser, Ramon</creatorcontrib><creatorcontrib>Jayaraman, Pradeep</creatorcontrib><creatorcontrib>Chu, Andy Huei</creatorcontrib><title>Noise mitigation in single-ended links</title><description>An integrated circuit includes a first terminal for receiving a data signal, a second terminal for receiving an external reference voltage, a receiver, and a reference voltage generation circuit. The receiver is powered by a power supply voltage with respect to ground and has a first input coupled to the first terminal, a second input for receiving a shared reference voltage, and an output for providing a data input signal. The reference voltage generation circuit is coupled to the second terminal and receives the power supply voltage. The reference voltage generation circuit is operable to form the shared reference voltage by mixing noise from the power supply voltage and noise from the second terminal.</description><subject>CONTROLLING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>REGULATING</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDzy88sTlXIzSzJTE8syczPU8jMUyjOzEvPSdVNzUtJTVHIyczLLuZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYZGhgaGhsamTkbGxKgBAGTIJ3c</recordid><startdate>20240924</startdate><enddate>20240924</enddate><creator>Gopalakrishnan, Karthik</creator><creator>Mangaser, Ramon</creator><creator>Jayaraman, Pradeep</creator><creator>Chu, Andy Huei</creator><scope>EVB</scope></search><sort><creationdate>20240924</creationdate><title>Noise mitigation in single-ended links</title><author>Gopalakrishnan, Karthik ; Mangaser, Ramon ; Jayaraman, Pradeep ; Chu, Andy Huei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12101135B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CONTROLLING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>REGULATING</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>Gopalakrishnan, Karthik</creatorcontrib><creatorcontrib>Mangaser, Ramon</creatorcontrib><creatorcontrib>Jayaraman, Pradeep</creatorcontrib><creatorcontrib>Chu, Andy Huei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gopalakrishnan, Karthik</au><au>Mangaser, Ramon</au><au>Jayaraman, Pradeep</au><au>Chu, Andy Huei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Noise mitigation in single-ended links</title><date>2024-09-24</date><risdate>2024</risdate><abstract>An integrated circuit includes a first terminal for receiving a data signal, a second terminal for receiving an external reference voltage, a receiver, and a reference voltage generation circuit. The receiver is powered by a power supply voltage with respect to ground and has a first input coupled to the first terminal, a second input for receiving a shared reference voltage, and an output for providing a data input signal. The reference voltage generation circuit is coupled to the second terminal and receives the power supply voltage. The reference voltage generation circuit is operable to form the shared reference voltage by mixing noise from the power supply voltage and noise from the second terminal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US12101135B2
source esp@cenet
subjects CONTROLLING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PHYSICS
REGULATING
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
TRANSMISSION
title Noise mitigation in single-ended links
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T22%3A40%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Gopalakrishnan,%20Karthik&rft.date=2024-09-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12101135B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true