Unified address translation for virtualization of input/output devices
Embodiments of apparatuses, methods, and systems for unified address translation for virtualization of input/output devices are described. In an embodiment, an apparatus includes first circuitry to use at least an identifier of a device to locate a context entry and second circuitry to use at least...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Kumar, Sanjay Raj, Ashok Lantz, Philip R Kakaiya, Utkarsh Y Tian, Kun Sankaran, Rajesh M |
| description | Embodiments of apparatuses, methods, and systems for unified address translation for virtualization of input/output devices are described. In an embodiment, an apparatus includes first circuitry to use at least an identifier of a device to locate a context entry and second circuitry to use at least a process address space identifier (PASID) to locate a PASID-entry. The context entry is to include at least one of a page-table pointer to a page-table translation structure and a PASID. The PASID-entry is to include at least one of a first-level page-table pointer to a first-level translation structure and a second-level page-table pointer to a second-level translation structure. The PASID is to be supplied by the device. At least one of the apparatus, the context entry, and the PASID entry is to include one or more control fields to indicate whether the first-level page-table pointer or the second-level page-table pointer is to be used. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12013790B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12013790B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12013790B23</originalsourceid><addsrcrecordid>eNrjZHALzctMy0xNUUhMSSlKLS5WKClKzCvOSSzJzM9TSMsvUijLLCopTczJrIII5acpZOYVlJbo55eWACmFlNSyzOTUYh4G1rTEnOJUXijNzaDo5hri7KGbWpAfn1pckJicmpdaEh8abGhkYGhsbmngZGRMjBoAnuI0nA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Unified address translation for virtualization of input/output devices</title><source>esp@cenet</source><creator>Kumar, Sanjay ; Raj, Ashok ; Lantz, Philip R ; Kakaiya, Utkarsh Y ; Tian, Kun ; Sankaran, Rajesh M</creator><creatorcontrib>Kumar, Sanjay ; Raj, Ashok ; Lantz, Philip R ; Kakaiya, Utkarsh Y ; Tian, Kun ; Sankaran, Rajesh M</creatorcontrib><description>Embodiments of apparatuses, methods, and systems for unified address translation for virtualization of input/output devices are described. In an embodiment, an apparatus includes first circuitry to use at least an identifier of a device to locate a context entry and second circuitry to use at least a process address space identifier (PASID) to locate a PASID-entry. The context entry is to include at least one of a page-table pointer to a page-table translation structure and a PASID. The PASID-entry is to include at least one of a first-level page-table pointer to a first-level translation structure and a second-level page-table pointer to a second-level translation structure. The PASID is to be supplied by the device. At least one of the apparatus, the context entry, and the PASID entry is to include one or more control fields to indicate whether the first-level page-table pointer or the second-level page-table pointer is to be used.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240618&DB=EPODOC&CC=US&NR=12013790B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240618&DB=EPODOC&CC=US&NR=12013790B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kumar, Sanjay</creatorcontrib><creatorcontrib>Raj, Ashok</creatorcontrib><creatorcontrib>Lantz, Philip R</creatorcontrib><creatorcontrib>Kakaiya, Utkarsh Y</creatorcontrib><creatorcontrib>Tian, Kun</creatorcontrib><creatorcontrib>Sankaran, Rajesh M</creatorcontrib><title>Unified address translation for virtualization of input/output devices</title><description>Embodiments of apparatuses, methods, and systems for unified address translation for virtualization of input/output devices are described. In an embodiment, an apparatus includes first circuitry to use at least an identifier of a device to locate a context entry and second circuitry to use at least a process address space identifier (PASID) to locate a PASID-entry. The context entry is to include at least one of a page-table pointer to a page-table translation structure and a PASID. The PASID-entry is to include at least one of a first-level page-table pointer to a first-level translation structure and a second-level page-table pointer to a second-level translation structure. The PASID is to be supplied by the device. At least one of the apparatus, the context entry, and the PASID entry is to include one or more control fields to indicate whether the first-level page-table pointer or the second-level page-table pointer is to be used.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHALzctMy0xNUUhMSSlKLS5WKClKzCvOSSzJzM9TSMsvUijLLCopTczJrIII5acpZOYVlJbo55eWACmFlNSyzOTUYh4G1rTEnOJUXijNzaDo5hri7KGbWpAfn1pckJicmpdaEh8abGhkYGhsbmngZGRMjBoAnuI0nA</recordid><startdate>20240618</startdate><enddate>20240618</enddate><creator>Kumar, Sanjay</creator><creator>Raj, Ashok</creator><creator>Lantz, Philip R</creator><creator>Kakaiya, Utkarsh Y</creator><creator>Tian, Kun</creator><creator>Sankaran, Rajesh M</creator><scope>EVB</scope></search><sort><creationdate>20240618</creationdate><title>Unified address translation for virtualization of input/output devices</title><author>Kumar, Sanjay ; Raj, Ashok ; Lantz, Philip R ; Kakaiya, Utkarsh Y ; Tian, Kun ; Sankaran, Rajesh M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12013790B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Kumar, Sanjay</creatorcontrib><creatorcontrib>Raj, Ashok</creatorcontrib><creatorcontrib>Lantz, Philip R</creatorcontrib><creatorcontrib>Kakaiya, Utkarsh Y</creatorcontrib><creatorcontrib>Tian, Kun</creatorcontrib><creatorcontrib>Sankaran, Rajesh M</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kumar, Sanjay</au><au>Raj, Ashok</au><au>Lantz, Philip R</au><au>Kakaiya, Utkarsh Y</au><au>Tian, Kun</au><au>Sankaran, Rajesh M</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Unified address translation for virtualization of input/output devices</title><date>2024-06-18</date><risdate>2024</risdate><abstract>Embodiments of apparatuses, methods, and systems for unified address translation for virtualization of input/output devices are described. In an embodiment, an apparatus includes first circuitry to use at least an identifier of a device to locate a context entry and second circuitry to use at least a process address space identifier (PASID) to locate a PASID-entry. The context entry is to include at least one of a page-table pointer to a page-table translation structure and a PASID. The PASID-entry is to include at least one of a first-level page-table pointer to a first-level translation structure and a second-level page-table pointer to a second-level translation structure. The PASID is to be supplied by the device. At least one of the apparatus, the context entry, and the PASID entry is to include one or more control fields to indicate whether the first-level page-table pointer or the second-level page-table pointer is to be used.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US12013790B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Unified address translation for virtualization of input/output devices |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T08%3A13%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kumar,%20Sanjay&rft.date=2024-06-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12013790B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |