Dynamic allocation of peripheral component interconnect express bus numbers

An information handling system may detect whether each one of a plurality of peripheral component interconnect express (PCIe) slots is populated or unpopulated, and update a PCIe bus configuration map to indicate whether each of the PCIe slots is populated. The system may also allocate PCIe bus reso...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Liu, Wei G, Singh, Sanjeev, Perez Guevara, Alberto D
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Liu, Wei G Singh, Sanjeev Perez Guevara, Alberto D
description	An information handling system may detect whether each one of a plurality of peripheral component interconnect express (PCIe) slots is populated or unpopulated, and update a PCIe bus configuration map to indicate whether each of the PCIe slots is populated. The system may also allocate PCIe bus resources to each of the PCIe slots based on the PCIe bus configuration map, wherein the allocating of the PCIe bus resources includes prioritizing populated PCIe slots over unpopulated PCIe slots.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12001373B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12001373B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12001373B23</originalsourceid><addsrcrecordid>eNqNyj0KAjEQBtBtLES9w3gAYXdT2PuHYKnWS3b4FgPJzJBkQW9v4wGsXvOWze30EZ8Ck49R2degQjqRIQd7IftIrMlUIJWCVGRWEXAlvC2jFBrnQjKnEbmsm8XkY8Hm56rZXs6P43UH0wHFPENQh-e969u2c3t36N0_5wvG7DZj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Dynamic allocation of peripheral component interconnect express bus numbers</title><source>esp@cenet</source><creator>Liu, Wei G ; Singh, Sanjeev ; Perez Guevara, Alberto D</creator><creatorcontrib>Liu, Wei G ; Singh, Sanjeev ; Perez Guevara, Alberto D</creatorcontrib><description>An information handling system may detect whether each one of a plurality of peripheral component interconnect express (PCIe) slots is populated or unpopulated, and update a PCIe bus configuration map to indicate whether each of the PCIe slots is populated. The system may also allocate PCIe bus resources to each of the PCIe slots based on the PCIe bus configuration map, wherein the allocating of the PCIe bus resources includes prioritizing populated PCIe slots over unpopulated PCIe slots.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240604&DB=EPODOC&CC=US&NR=12001373B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240604&DB=EPODOC&CC=US&NR=12001373B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Liu, Wei G</creatorcontrib><creatorcontrib>Singh, Sanjeev</creatorcontrib><creatorcontrib>Perez Guevara, Alberto D</creatorcontrib><title>Dynamic allocation of peripheral component interconnect express bus numbers</title><description>An information handling system may detect whether each one of a plurality of peripheral component interconnect express (PCIe) slots is populated or unpopulated, and update a PCIe bus configuration map to indicate whether each of the PCIe slots is populated. The system may also allocate PCIe bus resources to each of the PCIe slots based on the PCIe bus configuration map, wherein the allocating of the PCIe bus resources includes prioritizing populated PCIe slots over unpopulated PCIe slots.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyj0KAjEQBtBtLES9w3gAYXdT2PuHYKnWS3b4FgPJzJBkQW9v4wGsXvOWze30EZ8Ck49R2degQjqRIQd7IftIrMlUIJWCVGRWEXAlvC2jFBrnQjKnEbmsm8XkY8Hm56rZXs6P43UH0wHFPENQh-e969u2c3t36N0_5wvG7DZj</recordid><startdate>20240604</startdate><enddate>20240604</enddate><creator>Liu, Wei G</creator><creator>Singh, Sanjeev</creator><creator>Perez Guevara, Alberto D</creator><scope>EVB</scope></search><sort><creationdate>20240604</creationdate><title>Dynamic allocation of peripheral component interconnect express bus numbers</title><author>Liu, Wei G ; Singh, Sanjeev ; Perez Guevara, Alberto D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12001373B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Liu, Wei G</creatorcontrib><creatorcontrib>Singh, Sanjeev</creatorcontrib><creatorcontrib>Perez Guevara, Alberto D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Liu, Wei G</au><au>Singh, Sanjeev</au><au>Perez Guevara, Alberto D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Dynamic allocation of peripheral component interconnect express bus numbers</title><date>2024-06-04</date><risdate>2024</risdate><abstract>An information handling system may detect whether each one of a plurality of peripheral component interconnect express (PCIe) slots is populated or unpopulated, and update a PCIe bus configuration map to indicate whether each of the PCIe slots is populated. The system may also allocate PCIe bus resources to each of the PCIe slots based on the PCIe bus configuration map, wherein the allocating of the PCIe bus resources includes prioritizing populated PCIe slots over unpopulated PCIe slots.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US12001373B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Dynamic allocation of peripheral component interconnect express bus numbers
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T04%3A36%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Liu,%20Wei%20G&rft.date=2024-06-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12001373B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true