Integrated circuit device, method and system

Integrated circuit device, method and system

An integrated circuit (IC) device includes a master latch circuit having a first clock input and a data output, a slave latch circuit having a second clock input and a data input electrically coupled to the data output of the master latch circuit, and a clock circuit. The clock circuit is electrical...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gao, Jia-Hong, Chien, Yung-Chen, Kao, Jerry Chang Jui, Zhuang, Hui-Zhong, Lin, Cheng-Yu
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Gao, Jia-Hong
Chien, Yung-Chen
Kao, Jerry Chang Jui
Zhuang, Hui-Zhong
Lin, Cheng-Yu
description An integrated circuit (IC) device includes a master latch circuit having a first clock input and a data output, a slave latch circuit having a second clock input and a data input electrically coupled to the data output of the master latch circuit, and a clock circuit. The clock circuit is electrically coupled to the first clock input by a first electrical connection configured to have a first time delay between the clock circuit and the first clock input. The clock circuit is electrically coupled to the second clock input by a second electrical connection configured to have a second time delay between the clock circuit and the second clock input. The first time delay is longer than the second time delay.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11979158B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11979158B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11979158B23</originalsourceid><addsrcrecordid>eNrjZNDxzCtJTS9KLElNUUjOLEouzSxRSEkty0xO1VHITS3JyE9RSMxLUSiuLC5JzeVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGluaWhqYWTkbGxKgBAI55Keg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit device, method and system</title><source>esp@cenet</source><creator>Gao, Jia-Hong ; Chien, Yung-Chen ; Kao, Jerry Chang Jui ; Zhuang, Hui-Zhong ; Lin, Cheng-Yu</creator><creatorcontrib>Gao, Jia-Hong ; Chien, Yung-Chen ; Kao, Jerry Chang Jui ; Zhuang, Hui-Zhong ; Lin, Cheng-Yu</creatorcontrib><description>An integrated circuit (IC) device includes a master latch circuit having a first clock input and a data output, a slave latch circuit having a second clock input and a data input electrically coupled to the data output of the master latch circuit, and a clock circuit. The clock circuit is electrically coupled to the first clock input by a first electrical connection configured to have a first time delay between the clock circuit and the first clock input. The clock circuit is electrically coupled to the second clock input by a second electrical connection configured to have a second time delay between the clock circuit and the second clock input. The first time delay is longer than the second time delay.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240507&amp;DB=EPODOC&amp;CC=US&amp;NR=11979158B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240507&amp;DB=EPODOC&amp;CC=US&amp;NR=11979158B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Gao, Jia-Hong</creatorcontrib><creatorcontrib>Chien, Yung-Chen</creatorcontrib><creatorcontrib>Kao, Jerry Chang Jui</creatorcontrib><creatorcontrib>Zhuang, Hui-Zhong</creatorcontrib><creatorcontrib>Lin, Cheng-Yu</creatorcontrib><title>Integrated circuit device, method and system</title><description>An integrated circuit (IC) device includes a master latch circuit having a first clock input and a data output, a slave latch circuit having a second clock input and a data input electrically coupled to the data output of the master latch circuit, and a clock circuit. The clock circuit is electrically coupled to the first clock input by a first electrical connection configured to have a first time delay between the clock circuit and the first clock input. The clock circuit is electrically coupled to the second clock input by a second electrical connection configured to have a second time delay between the clock circuit and the second clock input. The first time delay is longer than the second time delay.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDxzCtJTS9KLElNUUjOLEouzSxRSEkty0xO1VHITS3JyE9RSMxLUSiuLC5JzeVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGluaWhqYWTkbGxKgBAI55Keg</recordid><startdate>20240507</startdate><enddate>20240507</enddate><creator>Gao, Jia-Hong</creator><creator>Chien, Yung-Chen</creator><creator>Kao, Jerry Chang Jui</creator><creator>Zhuang, Hui-Zhong</creator><creator>Lin, Cheng-Yu</creator><scope>EVB</scope></search><sort><creationdate>20240507</creationdate><title>Integrated circuit device, method and system</title><author>Gao, Jia-Hong ; Chien, Yung-Chen ; Kao, Jerry Chang Jui ; Zhuang, Hui-Zhong ; Lin, Cheng-Yu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11979158B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>Gao, Jia-Hong</creatorcontrib><creatorcontrib>Chien, Yung-Chen</creatorcontrib><creatorcontrib>Kao, Jerry Chang Jui</creatorcontrib><creatorcontrib>Zhuang, Hui-Zhong</creatorcontrib><creatorcontrib>Lin, Cheng-Yu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gao, Jia-Hong</au><au>Chien, Yung-Chen</au><au>Kao, Jerry Chang Jui</au><au>Zhuang, Hui-Zhong</au><au>Lin, Cheng-Yu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit device, method and system</title><date>2024-05-07</date><risdate>2024</risdate><abstract>An integrated circuit (IC) device includes a master latch circuit having a first clock input and a data output, a slave latch circuit having a second clock input and a data input electrically coupled to the data output of the master latch circuit, and a clock circuit. The clock circuit is electrically coupled to the first clock input by a first electrical connection configured to have a first time delay between the clock circuit and the first clock input. The clock circuit is electrically coupled to the second clock input by a second electrical connection configured to have a second time delay between the clock circuit and the second clock input. The first time delay is longer than the second time delay.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11979158B2
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title Integrated circuit device, method and system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T06%3A26%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Gao,%20Jia-Hong&rft.date=2024-05-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11979158B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true