Semiconductor package with memory stack structure connected to logic dies via an interposer

A semiconductor package comprising a package substrate that extends in a first direction and a second direction perpendicular to the first direction, a plurality of logic dies and a memory stack structure on the package substrate, and an interposer substrate mounted in the package substrate. The mem...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jung, Yanggyoo, Yong, Sangmin, Kim, Sungeun, Yu, Hae-Jung
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jung, Yanggyoo
Yong, Sangmin
Kim, Sungeun
Yu, Hae-Jung
description A semiconductor package comprising a package substrate that extends in a first direction and a second direction perpendicular to the first direction, a plurality of logic dies and a memory stack structure on the package substrate, and an interposer substrate mounted in the package substrate. The memory stack structure vertically overlaps the interposer substrate. Each of the logic dies includes a first part that is horizontally offset from the interposer substrate and a second part that vertically overlaps the interposer substrate. The interposer substrate includes an interlayer dielectric layer and a plurality of wiring lines in the interlayer dielectric layer. The memory stack structure is electrically connected to at least one of the logic dies through the wiring lines of the interposer substrate.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11935867B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11935867B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11935867B23</originalsourceid><addsrcrecordid>eNqNzT0KAjEUBOA0FqLe4XkAi3Xxr1UU-9XKYgnJuAY3eSF5q3h7U3gAmxkYPpixujXwznCwgxFOFLV56g70dvIgD8_pQ1nKWDIVMiRQ0QFGYEmYeu6cIeuQ6eU06UAuCFLkjDRVo7vuM2a_nqj56Xg5nBeI3CKXLwRIe22qalevtuvNfln_Y77DUDww</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package with memory stack structure connected to logic dies via an interposer</title><source>esp@cenet</source><creator>Jung, Yanggyoo ; Yong, Sangmin ; Kim, Sungeun ; Yu, Hae-Jung</creator><creatorcontrib>Jung, Yanggyoo ; Yong, Sangmin ; Kim, Sungeun ; Yu, Hae-Jung</creatorcontrib><description>A semiconductor package comprising a package substrate that extends in a first direction and a second direction perpendicular to the first direction, a plurality of logic dies and a memory stack structure on the package substrate, and an interposer substrate mounted in the package substrate. The memory stack structure vertically overlaps the interposer substrate. Each of the logic dies includes a first part that is horizontally offset from the interposer substrate and a second part that vertically overlaps the interposer substrate. The interposer substrate includes an interlayer dielectric layer and a plurality of wiring lines in the interlayer dielectric layer. The memory stack structure is electrically connected to at least one of the logic dies through the wiring lines of the interposer substrate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240319&amp;DB=EPODOC&amp;CC=US&amp;NR=11935867B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240319&amp;DB=EPODOC&amp;CC=US&amp;NR=11935867B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jung, Yanggyoo</creatorcontrib><creatorcontrib>Yong, Sangmin</creatorcontrib><creatorcontrib>Kim, Sungeun</creatorcontrib><creatorcontrib>Yu, Hae-Jung</creatorcontrib><title>Semiconductor package with memory stack structure connected to logic dies via an interposer</title><description>A semiconductor package comprising a package substrate that extends in a first direction and a second direction perpendicular to the first direction, a plurality of logic dies and a memory stack structure on the package substrate, and an interposer substrate mounted in the package substrate. The memory stack structure vertically overlaps the interposer substrate. Each of the logic dies includes a first part that is horizontally offset from the interposer substrate and a second part that vertically overlaps the interposer substrate. The interposer substrate includes an interlayer dielectric layer and a plurality of wiring lines in the interlayer dielectric layer. The memory stack structure is electrically connected to at least one of the logic dies through the wiring lines of the interposer substrate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzT0KAjEUBOA0FqLe4XkAi3Xxr1UU-9XKYgnJuAY3eSF5q3h7U3gAmxkYPpixujXwznCwgxFOFLV56g70dvIgD8_pQ1nKWDIVMiRQ0QFGYEmYeu6cIeuQ6eU06UAuCFLkjDRVo7vuM2a_nqj56Xg5nBeI3CKXLwRIe22qalevtuvNfln_Y77DUDww</recordid><startdate>20240319</startdate><enddate>20240319</enddate><creator>Jung, Yanggyoo</creator><creator>Yong, Sangmin</creator><creator>Kim, Sungeun</creator><creator>Yu, Hae-Jung</creator><scope>EVB</scope></search><sort><creationdate>20240319</creationdate><title>Semiconductor package with memory stack structure connected to logic dies via an interposer</title><author>Jung, Yanggyoo ; Yong, Sangmin ; Kim, Sungeun ; Yu, Hae-Jung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11935867B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Jung, Yanggyoo</creatorcontrib><creatorcontrib>Yong, Sangmin</creatorcontrib><creatorcontrib>Kim, Sungeun</creatorcontrib><creatorcontrib>Yu, Hae-Jung</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jung, Yanggyoo</au><au>Yong, Sangmin</au><au>Kim, Sungeun</au><au>Yu, Hae-Jung</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package with memory stack structure connected to logic dies via an interposer</title><date>2024-03-19</date><risdate>2024</risdate><abstract>A semiconductor package comprising a package substrate that extends in a first direction and a second direction perpendicular to the first direction, a plurality of logic dies and a memory stack structure on the package substrate, and an interposer substrate mounted in the package substrate. The memory stack structure vertically overlaps the interposer substrate. Each of the logic dies includes a first part that is horizontally offset from the interposer substrate and a second part that vertically overlaps the interposer substrate. The interposer substrate includes an interlayer dielectric layer and a plurality of wiring lines in the interlayer dielectric layer. The memory stack structure is electrically connected to at least one of the logic dies through the wiring lines of the interposer substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11935867B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor package with memory stack structure connected to logic dies via an interposer
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T12%3A53%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jung,%20Yanggyoo&rft.date=2024-03-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11935867B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true