Land structure for semiconductor package and method therefor

A semiconductor package structure includes a substrate comprising a land structure. The land structure includes a first land section having a first height in a cross-sectional view and a second land section having a second height in the cross-sectional view that is different than the first height. A...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kim, Byong Jin, Chung, Ji Young, Lee, Kyoung Yeon, Bae, Jae Min, Kim, Gi Jeong, Jeon, Hyung Il
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kim, Byong Jin
Chung, Ji Young
Lee, Kyoung Yeon
Bae, Jae Min
Kim, Gi Jeong
Jeon, Hyung Il
description A semiconductor package structure includes a substrate comprising a land structure. The land structure includes a first land section having a first height in a cross-sectional view and a second land section having a second height in the cross-sectional view that is different than the first height. A mold encapsulant is disposed adjacent a lateral portion of the first land section and is disposed below a bottom portion of the second land section. A semiconductor die is attached to the substrate, and includes a first major surface, a second major surface opposing the first major surface, and an outer perimeter. The semiconductor die further includes a bonding structure disposed adjacent the first major surface, which is coupled to the second land section such that the first land section is disposed outside the perimeter of the semiconductor die A mold member encapsulates at least portions of the semiconductor die.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11908779B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11908779B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11908779B23</originalsourceid><addsrcrecordid>eNrjZLDxScxLUSguKSpNLiktSlVIyy9SKE7NzUzOz0sBCgF5BYnJ2YnpqQogdbmpJRn5KQolGalFqUCVPAysaYk5xam8UJqbQdHNNcTZQze1ID8-tRioMzUvtSQ-NNjQ0NLAwtzc0snImBg1ABQCMGA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Land structure for semiconductor package and method therefor</title><source>esp@cenet</source><creator>Kim, Byong Jin ; Chung, Ji Young ; Lee, Kyoung Yeon ; Bae, Jae Min ; Kim, Gi Jeong ; Jeon, Hyung Il</creator><creatorcontrib>Kim, Byong Jin ; Chung, Ji Young ; Lee, Kyoung Yeon ; Bae, Jae Min ; Kim, Gi Jeong ; Jeon, Hyung Il</creatorcontrib><description>A semiconductor package structure includes a substrate comprising a land structure. The land structure includes a first land section having a first height in a cross-sectional view and a second land section having a second height in the cross-sectional view that is different than the first height. A mold encapsulant is disposed adjacent a lateral portion of the first land section and is disposed below a bottom portion of the second land section. A semiconductor die is attached to the substrate, and includes a first major surface, a second major surface opposing the first major surface, and an outer perimeter. The semiconductor die further includes a bonding structure disposed adjacent the first major surface, which is coupled to the second land section such that the first land section is disposed outside the perimeter of the semiconductor die A mold member encapsulates at least portions of the semiconductor die.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240220&amp;DB=EPODOC&amp;CC=US&amp;NR=11908779B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240220&amp;DB=EPODOC&amp;CC=US&amp;NR=11908779B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kim, Byong Jin</creatorcontrib><creatorcontrib>Chung, Ji Young</creatorcontrib><creatorcontrib>Lee, Kyoung Yeon</creatorcontrib><creatorcontrib>Bae, Jae Min</creatorcontrib><creatorcontrib>Kim, Gi Jeong</creatorcontrib><creatorcontrib>Jeon, Hyung Il</creatorcontrib><title>Land structure for semiconductor package and method therefor</title><description>A semiconductor package structure includes a substrate comprising a land structure. The land structure includes a first land section having a first height in a cross-sectional view and a second land section having a second height in the cross-sectional view that is different than the first height. A mold encapsulant is disposed adjacent a lateral portion of the first land section and is disposed below a bottom portion of the second land section. A semiconductor die is attached to the substrate, and includes a first major surface, a second major surface opposing the first major surface, and an outer perimeter. The semiconductor die further includes a bonding structure disposed adjacent the first major surface, which is coupled to the second land section such that the first land section is disposed outside the perimeter of the semiconductor die A mold member encapsulates at least portions of the semiconductor die.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDxScxLUSguKSpNLiktSlVIyy9SKE7NzUzOz0sBCgF5BYnJ2YnpqQogdbmpJRn5KQolGalFqUCVPAysaYk5xam8UJqbQdHNNcTZQze1ID8-tRioMzUvtSQ-NNjQ0NLAwtzc0snImBg1ABQCMGA</recordid><startdate>20240220</startdate><enddate>20240220</enddate><creator>Kim, Byong Jin</creator><creator>Chung, Ji Young</creator><creator>Lee, Kyoung Yeon</creator><creator>Bae, Jae Min</creator><creator>Kim, Gi Jeong</creator><creator>Jeon, Hyung Il</creator><scope>EVB</scope></search><sort><creationdate>20240220</creationdate><title>Land structure for semiconductor package and method therefor</title><author>Kim, Byong Jin ; Chung, Ji Young ; Lee, Kyoung Yeon ; Bae, Jae Min ; Kim, Gi Jeong ; Jeon, Hyung Il</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11908779B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Kim, Byong Jin</creatorcontrib><creatorcontrib>Chung, Ji Young</creatorcontrib><creatorcontrib>Lee, Kyoung Yeon</creatorcontrib><creatorcontrib>Bae, Jae Min</creatorcontrib><creatorcontrib>Kim, Gi Jeong</creatorcontrib><creatorcontrib>Jeon, Hyung Il</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Byong Jin</au><au>Chung, Ji Young</au><au>Lee, Kyoung Yeon</au><au>Bae, Jae Min</au><au>Kim, Gi Jeong</au><au>Jeon, Hyung Il</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Land structure for semiconductor package and method therefor</title><date>2024-02-20</date><risdate>2024</risdate><abstract>A semiconductor package structure includes a substrate comprising a land structure. The land structure includes a first land section having a first height in a cross-sectional view and a second land section having a second height in the cross-sectional view that is different than the first height. A mold encapsulant is disposed adjacent a lateral portion of the first land section and is disposed below a bottom portion of the second land section. A semiconductor die is attached to the substrate, and includes a first major surface, a second major surface opposing the first major surface, and an outer perimeter. The semiconductor die further includes a bonding structure disposed adjacent the first major surface, which is coupled to the second land section such that the first land section is disposed outside the perimeter of the semiconductor die A mold member encapsulates at least portions of the semiconductor die.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11908779B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Land structure for semiconductor package and method therefor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T19%3A50%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kim,%20Byong%20Jin&rft.date=2024-02-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11908779B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true