Integrated circuit, test assembly and method for testing an integrated circuit
One exemplary embodiment describes an integrated circuit, comprising a multiplicity of scan flip-flops, a multiplicity of ring oscillator circuits, wherein each ring oscillator circuit comprises a chain of logic gates comprising a plurality of logic gates connected in succession, an input multiplexe...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Ahrens, Heiko Kilian, Tobias Tille, Daniel Huch, Martin |
description | One exemplary embodiment describes an integrated circuit, comprising a multiplicity of scan flip-flops, a multiplicity of ring oscillator circuits, wherein each ring oscillator circuit comprises a chain of logic gates comprising a plurality of logic gates connected in succession, an input multiplexer for the chain, and a feedback line from an output connection of the last logic gate of the chain to a data input connection of the input multiplexer. Each ring oscillator circuit is assigned a scan flip-flop group that contains at least one of the multiplicity of scan flip-flops. The input multiplexer of the ring oscillator circuit is controlled depending on a control bit stored by the at least one scan flip-flop of the scan flip-flop group assigned to the ring oscillator circuit such that the input multiplexer outputs an output bit fed back via the feedback line to the first logic gate of the chain or that the input multiplexer outputs a input bit that is to be processed by the chain to the first logic gate of the chain. The ring oscillator circuits are assigned different scan flip-flop groups. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11874325B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11874325B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11874325B23</originalsourceid><addsrcrecordid>eNrjZPDzzCtJTS9KLElNUUjOLEouzSzRUShJLS5RSCwuTs1NyqlUSMxLUchNLcnIT1FIyy8CS2bmpQOFFTIx9PIwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYENDC3MTYyNTJyNjYtQAACO4Ns8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit, test assembly and method for testing an integrated circuit</title><source>esp@cenet</source><creator>Ahrens, Heiko ; Kilian, Tobias ; Tille, Daniel ; Huch, Martin</creator><creatorcontrib>Ahrens, Heiko ; Kilian, Tobias ; Tille, Daniel ; Huch, Martin</creatorcontrib><description>One exemplary embodiment describes an integrated circuit, comprising a multiplicity of scan flip-flops, a multiplicity of ring oscillator circuits, wherein each ring oscillator circuit comprises a chain of logic gates comprising a plurality of logic gates connected in succession, an input multiplexer for the chain, and a feedback line from an output connection of the last logic gate of the chain to a data input connection of the input multiplexer. Each ring oscillator circuit is assigned a scan flip-flop group that contains at least one of the multiplicity of scan flip-flops. The input multiplexer of the ring oscillator circuit is controlled depending on a control bit stored by the at least one scan flip-flop of the scan flip-flop group assigned to the ring oscillator circuit such that the input multiplexer outputs an output bit fed back via the feedback line to the first logic gate of the chain or that the input multiplexer outputs a input bit that is to be processed by the chain to the first logic gate of the chain. The ring oscillator circuits are assigned different scan flip-flop groups.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240116&DB=EPODOC&CC=US&NR=11874325B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240116&DB=EPODOC&CC=US&NR=11874325B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ahrens, Heiko</creatorcontrib><creatorcontrib>Kilian, Tobias</creatorcontrib><creatorcontrib>Tille, Daniel</creatorcontrib><creatorcontrib>Huch, Martin</creatorcontrib><title>Integrated circuit, test assembly and method for testing an integrated circuit</title><description>One exemplary embodiment describes an integrated circuit, comprising a multiplicity of scan flip-flops, a multiplicity of ring oscillator circuits, wherein each ring oscillator circuit comprises a chain of logic gates comprising a plurality of logic gates connected in succession, an input multiplexer for the chain, and a feedback line from an output connection of the last logic gate of the chain to a data input connection of the input multiplexer. Each ring oscillator circuit is assigned a scan flip-flop group that contains at least one of the multiplicity of scan flip-flops. The input multiplexer of the ring oscillator circuit is controlled depending on a control bit stored by the at least one scan flip-flop of the scan flip-flop group assigned to the ring oscillator circuit such that the input multiplexer outputs an output bit fed back via the feedback line to the first logic gate of the chain or that the input multiplexer outputs a input bit that is to be processed by the chain to the first logic gate of the chain. The ring oscillator circuits are assigned different scan flip-flop groups.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPDzzCtJTS9KLElNUUjOLEouzSzRUShJLS5RSCwuTs1NyqlUSMxLUchNLcnIT1FIyy8CS2bmpQOFFTIx9PIwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYENDC3MTYyNTJyNjYtQAACO4Ns8</recordid><startdate>20240116</startdate><enddate>20240116</enddate><creator>Ahrens, Heiko</creator><creator>Kilian, Tobias</creator><creator>Tille, Daniel</creator><creator>Huch, Martin</creator><scope>EVB</scope></search><sort><creationdate>20240116</creationdate><title>Integrated circuit, test assembly and method for testing an integrated circuit</title><author>Ahrens, Heiko ; Kilian, Tobias ; Tille, Daniel ; Huch, Martin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11874325B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Ahrens, Heiko</creatorcontrib><creatorcontrib>Kilian, Tobias</creatorcontrib><creatorcontrib>Tille, Daniel</creatorcontrib><creatorcontrib>Huch, Martin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ahrens, Heiko</au><au>Kilian, Tobias</au><au>Tille, Daniel</au><au>Huch, Martin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit, test assembly and method for testing an integrated circuit</title><date>2024-01-16</date><risdate>2024</risdate><abstract>One exemplary embodiment describes an integrated circuit, comprising a multiplicity of scan flip-flops, a multiplicity of ring oscillator circuits, wherein each ring oscillator circuit comprises a chain of logic gates comprising a plurality of logic gates connected in succession, an input multiplexer for the chain, and a feedback line from an output connection of the last logic gate of the chain to a data input connection of the input multiplexer. Each ring oscillator circuit is assigned a scan flip-flop group that contains at least one of the multiplicity of scan flip-flops. The input multiplexer of the ring oscillator circuit is controlled depending on a control bit stored by the at least one scan flip-flop of the scan flip-flop group assigned to the ring oscillator circuit such that the input multiplexer outputs an output bit fed back via the feedback line to the first logic gate of the chain or that the input multiplexer outputs a input bit that is to be processed by the chain to the first logic gate of the chain. The ring oscillator circuits are assigned different scan flip-flop groups.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US11874325B2 |
source | esp@cenet |
subjects | MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
title | Integrated circuit, test assembly and method for testing an integrated circuit |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T13%3A20%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ahrens,%20Heiko&rft.date=2024-01-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11874325B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |