Techniques for isolating interfaces while testing semiconductor devices

Techniques for isolating interfaces while testing a semiconductor device include a semiconductor device having a link interface that couples the semiconductor device to a high-speed data transfer link, a clock control unit that transmits one or more clock signals to the link interface; and a protect...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sarangi, Shantanu, Garg, Rahul, Chadalavada, Sailendra, Kumar, Ashish, Khare, Animesh
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Sarangi, Shantanu
Garg, Rahul
Chadalavada, Sailendra
Kumar, Ashish
Khare, Animesh
description Techniques for isolating interfaces while testing a semiconductor device include a semiconductor device having a link interface that couples the semiconductor device to a high-speed data transfer link, a clock control unit that transmits one or more clock signals to the link interface; and a protection module. The protection module asserts a clock stop request to the clock control unit and, in response to receiving a clock stop acknowledgement from the clock control unit, asserts a clamp enable to cause the link interface to be isolated from portions of the semiconductor device. After waiting for a first predetermined period of time to expire, the protection module de-asserts the clock stop request.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11867744B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11867744B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11867744B23</originalsourceid><addsrcrecordid>eNrjZHAPSU3OyMssLE0tVkjLL1LILM7PSSzJzEtXyMwrSS1KS0wGSpRnZOakKpSkFoMlilNzM5Pz81JKk0uAGlJSyzKBangYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxAdCcvNSS-NBgQ0MLM3NzExMnI2Ni1AAA3Qs1FQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Techniques for isolating interfaces while testing semiconductor devices</title><source>esp@cenet</source><creator>Sarangi, Shantanu ; Garg, Rahul ; Chadalavada, Sailendra ; Kumar, Ashish ; Khare, Animesh</creator><creatorcontrib>Sarangi, Shantanu ; Garg, Rahul ; Chadalavada, Sailendra ; Kumar, Ashish ; Khare, Animesh</creatorcontrib><description>Techniques for isolating interfaces while testing a semiconductor device include a semiconductor device having a link interface that couples the semiconductor device to a high-speed data transfer link, a clock control unit that transmits one or more clock signals to the link interface; and a protection module. The protection module asserts a clock stop request to the clock control unit and, in response to receiving a clock stop acknowledgement from the clock control unit, asserts a clamp enable to cause the link interface to be isolated from portions of the semiconductor device. After waiting for a first predetermined period of time to expire, the protection module de-asserts the clock stop request.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240109&amp;DB=EPODOC&amp;CC=US&amp;NR=11867744B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240109&amp;DB=EPODOC&amp;CC=US&amp;NR=11867744B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sarangi, Shantanu</creatorcontrib><creatorcontrib>Garg, Rahul</creatorcontrib><creatorcontrib>Chadalavada, Sailendra</creatorcontrib><creatorcontrib>Kumar, Ashish</creatorcontrib><creatorcontrib>Khare, Animesh</creatorcontrib><title>Techniques for isolating interfaces while testing semiconductor devices</title><description>Techniques for isolating interfaces while testing a semiconductor device include a semiconductor device having a link interface that couples the semiconductor device to a high-speed data transfer link, a clock control unit that transmits one or more clock signals to the link interface; and a protection module. The protection module asserts a clock stop request to the clock control unit and, in response to receiving a clock stop acknowledgement from the clock control unit, asserts a clamp enable to cause the link interface to be isolated from portions of the semiconductor device. After waiting for a first predetermined period of time to expire, the protection module de-asserts the clock stop request.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAPSU3OyMssLE0tVkjLL1LILM7PSSzJzEtXyMwrSS1KS0wGSpRnZOakKpSkFoMlilNzM5Pz81JKk0uAGlJSyzKBangYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxAdCcvNSS-NBgQ0MLM3NzExMnI2Ni1AAA3Qs1FQ</recordid><startdate>20240109</startdate><enddate>20240109</enddate><creator>Sarangi, Shantanu</creator><creator>Garg, Rahul</creator><creator>Chadalavada, Sailendra</creator><creator>Kumar, Ashish</creator><creator>Khare, Animesh</creator><scope>EVB</scope></search><sort><creationdate>20240109</creationdate><title>Techniques for isolating interfaces while testing semiconductor devices</title><author>Sarangi, Shantanu ; Garg, Rahul ; Chadalavada, Sailendra ; Kumar, Ashish ; Khare, Animesh</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11867744B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Sarangi, Shantanu</creatorcontrib><creatorcontrib>Garg, Rahul</creatorcontrib><creatorcontrib>Chadalavada, Sailendra</creatorcontrib><creatorcontrib>Kumar, Ashish</creatorcontrib><creatorcontrib>Khare, Animesh</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sarangi, Shantanu</au><au>Garg, Rahul</au><au>Chadalavada, Sailendra</au><au>Kumar, Ashish</au><au>Khare, Animesh</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Techniques for isolating interfaces while testing semiconductor devices</title><date>2024-01-09</date><risdate>2024</risdate><abstract>Techniques for isolating interfaces while testing a semiconductor device include a semiconductor device having a link interface that couples the semiconductor device to a high-speed data transfer link, a clock control unit that transmits one or more clock signals to the link interface; and a protection module. The protection module asserts a clock stop request to the clock control unit and, in response to receiving a clock stop acknowledgement from the clock control unit, asserts a clamp enable to cause the link interface to be isolated from portions of the semiconductor device. After waiting for a first predetermined period of time to expire, the protection module de-asserts the clock stop request.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11867744B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Techniques for isolating interfaces while testing semiconductor devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T23%3A28%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sarangi,%20Shantanu&rft.date=2024-01-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11867744B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true