Data processing unit for compute nodes and storage nodes
A new processing architecture is described in which a data processing unit (DPU) is utilized within a device. Unlike conventional compute models that are centered around a central processing unit (CPU), example implementations described herein leverage a DPU that is specially designed and optimized...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Serlet, Bertrand Sindhu, Pradeep Goyal, Rajan Frailong, Jean-Marc Goel, Deepak Noureddine, Wael Marti, Felix A |
| description | A new processing architecture is described in which a data processing unit (DPU) is utilized within a device. Unlike conventional compute models that are centered around a central processing unit (CPU), example implementations described herein leverage a DPU that is specially designed and optimized for a data-centric computing model in which the data processing tasks are centered around, and the primary responsibility of, the DPU. For example, various data processing tasks, such as networking, security, and storage, as well as related work acceleration, distribution and scheduling, and other such tasks are the domain of the DPU. The DPU may be viewed as a highly programmable, high-performance input/output (I/O) and data-processing hub designed to aggregate and process network and storage I/O to and from multiple other components and/or devices. This frees resources of the CPU, if present, for computing-intensive tasks. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11824683B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11824683B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11824683B23</originalsourceid><addsrcrecordid>eNrjZLBwSSxJVCgoyk9OLS7OzEtXKM3LLFFIyy9SSM7PLSgtSVXIy09JLVZIzEtRKC7JL0pMh4rwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL40GBDQwsjEzMLYycjY2LUAAAF4i5q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data processing unit for compute nodes and storage nodes</title><source>esp@cenet</source><creator>Serlet, Bertrand ; Sindhu, Pradeep ; Goyal, Rajan ; Frailong, Jean-Marc ; Goel, Deepak ; Noureddine, Wael ; Marti, Felix A</creator><creatorcontrib>Serlet, Bertrand ; Sindhu, Pradeep ; Goyal, Rajan ; Frailong, Jean-Marc ; Goel, Deepak ; Noureddine, Wael ; Marti, Felix A</creatorcontrib><description>A new processing architecture is described in which a data processing unit (DPU) is utilized within a device. Unlike conventional compute models that are centered around a central processing unit (CPU), example implementations described herein leverage a DPU that is specially designed and optimized for a data-centric computing model in which the data processing tasks are centered around, and the primary responsibility of, the DPU. For example, various data processing tasks, such as networking, security, and storage, as well as related work acceleration, distribution and scheduling, and other such tasks are the domain of the DPU. The DPU may be viewed as a highly programmable, high-performance input/output (I/O) and data-processing hub designed to aggregate and process network and storage I/O to and from multiple other components and/or devices. This frees resources of the CPU, if present, for computing-intensive tasks.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231121&DB=EPODOC&CC=US&NR=11824683B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231121&DB=EPODOC&CC=US&NR=11824683B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Serlet, Bertrand</creatorcontrib><creatorcontrib>Sindhu, Pradeep</creatorcontrib><creatorcontrib>Goyal, Rajan</creatorcontrib><creatorcontrib>Frailong, Jean-Marc</creatorcontrib><creatorcontrib>Goel, Deepak</creatorcontrib><creatorcontrib>Noureddine, Wael</creatorcontrib><creatorcontrib>Marti, Felix A</creatorcontrib><title>Data processing unit for compute nodes and storage nodes</title><description>A new processing architecture is described in which a data processing unit (DPU) is utilized within a device. Unlike conventional compute models that are centered around a central processing unit (CPU), example implementations described herein leverage a DPU that is specially designed and optimized for a data-centric computing model in which the data processing tasks are centered around, and the primary responsibility of, the DPU. For example, various data processing tasks, such as networking, security, and storage, as well as related work acceleration, distribution and scheduling, and other such tasks are the domain of the DPU. The DPU may be viewed as a highly programmable, high-performance input/output (I/O) and data-processing hub designed to aggregate and process network and storage I/O to and from multiple other components and/or devices. This frees resources of the CPU, if present, for computing-intensive tasks.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBwSSxJVCgoyk9OLS7OzEtXKM3LLFFIyy9SSM7PLSgtSVXIy09JLVZIzEtRKC7JL0pMh4rwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL40GBDQwsjEzMLYycjY2LUAAAF4i5q</recordid><startdate>20231121</startdate><enddate>20231121</enddate><creator>Serlet, Bertrand</creator><creator>Sindhu, Pradeep</creator><creator>Goyal, Rajan</creator><creator>Frailong, Jean-Marc</creator><creator>Goel, Deepak</creator><creator>Noureddine, Wael</creator><creator>Marti, Felix A</creator><scope>EVB</scope></search><sort><creationdate>20231121</creationdate><title>Data processing unit for compute nodes and storage nodes</title><author>Serlet, Bertrand ; Sindhu, Pradeep ; Goyal, Rajan ; Frailong, Jean-Marc ; Goel, Deepak ; Noureddine, Wael ; Marti, Felix A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11824683B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Serlet, Bertrand</creatorcontrib><creatorcontrib>Sindhu, Pradeep</creatorcontrib><creatorcontrib>Goyal, Rajan</creatorcontrib><creatorcontrib>Frailong, Jean-Marc</creatorcontrib><creatorcontrib>Goel, Deepak</creatorcontrib><creatorcontrib>Noureddine, Wael</creatorcontrib><creatorcontrib>Marti, Felix A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Serlet, Bertrand</au><au>Sindhu, Pradeep</au><au>Goyal, Rajan</au><au>Frailong, Jean-Marc</au><au>Goel, Deepak</au><au>Noureddine, Wael</au><au>Marti, Felix A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data processing unit for compute nodes and storage nodes</title><date>2023-11-21</date><risdate>2023</risdate><abstract>A new processing architecture is described in which a data processing unit (DPU) is utilized within a device. Unlike conventional compute models that are centered around a central processing unit (CPU), example implementations described herein leverage a DPU that is specially designed and optimized for a data-centric computing model in which the data processing tasks are centered around, and the primary responsibility of, the DPU. For example, various data processing tasks, such as networking, security, and storage, as well as related work acceleration, distribution and scheduling, and other such tasks are the domain of the DPU. The DPU may be viewed as a highly programmable, high-performance input/output (I/O) and data-processing hub designed to aggregate and process network and storage I/O to and from multiple other components and/or devices. This frees resources of the CPU, if present, for computing-intensive tasks.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11824683B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | Data processing unit for compute nodes and storage nodes |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T23%3A59%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Serlet,%20Bertrand&rft.date=2023-11-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11824683B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |