Memory device access techniques

Methods, systems, and devices for memory device access techniques are described. Memory systems may be enabled to allow device-controlled access to a portion of volatile memory at a host system. By enabling the memory system to access volatile memory at the host system, the memory system may perform...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Cariello, Giuseppe, Porzio, Luca
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Cariello, Giuseppe
Porzio, Luca
description Methods, systems, and devices for memory device access techniques are described. Memory systems may be enabled to allow device-controlled access to a portion of volatile memory at a host system. By enabling the memory system to access volatile memory at the host system, the memory system may perform access operations which may reduce a quantity of messages exchanged between the memory system to the host system. The host system may allocate a list of memory resources in volatile memory associated with a first access command. The host system may allocate the same memory resources for a second access command. By allocating the same memory resources, the memory device may transmit a Ready To Transfer (RTT) message for multiple access commands, rather than for each command. In some cases, reducing the quantity of RTT messages may reduce latency and improve performance at the memory system.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11790961B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11790961B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11790961B23</originalsourceid><addsrcrecordid>eNrjZJD3Tc3NL6pUSEkty0xOVUhMTk4tLlYoSU3OyMssLE0t5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhobmlgaWZoZORsbEqAEANJclMg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory device access techniques</title><source>esp@cenet</source><creator>Cariello, Giuseppe ; Porzio, Luca</creator><creatorcontrib>Cariello, Giuseppe ; Porzio, Luca</creatorcontrib><description>Methods, systems, and devices for memory device access techniques are described. Memory systems may be enabled to allow device-controlled access to a portion of volatile memory at a host system. By enabling the memory system to access volatile memory at the host system, the memory system may perform access operations which may reduce a quantity of messages exchanged between the memory system to the host system. The host system may allocate a list of memory resources in volatile memory associated with a first access command. The host system may allocate the same memory resources for a second access command. By allocating the same memory resources, the memory device may transmit a Ready To Transfer (RTT) message for multiple access commands, rather than for each command. In some cases, reducing the quantity of RTT messages may reduce latency and improve performance at the memory system.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231017&amp;DB=EPODOC&amp;CC=US&amp;NR=11790961B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25553,76306</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231017&amp;DB=EPODOC&amp;CC=US&amp;NR=11790961B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Cariello, Giuseppe</creatorcontrib><creatorcontrib>Porzio, Luca</creatorcontrib><title>Memory device access techniques</title><description>Methods, systems, and devices for memory device access techniques are described. Memory systems may be enabled to allow device-controlled access to a portion of volatile memory at a host system. By enabling the memory system to access volatile memory at the host system, the memory system may perform access operations which may reduce a quantity of messages exchanged between the memory system to the host system. The host system may allocate a list of memory resources in volatile memory associated with a first access command. The host system may allocate the same memory resources for a second access command. By allocating the same memory resources, the memory device may transmit a Ready To Transfer (RTT) message for multiple access commands, rather than for each command. In some cases, reducing the quantity of RTT messages may reduce latency and improve performance at the memory system.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD3Tc3NL6pUSEkty0xOVUhMTk4tLlYoSU3OyMssLE0t5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhobmlgaWZoZORsbEqAEANJclMg</recordid><startdate>20231017</startdate><enddate>20231017</enddate><creator>Cariello, Giuseppe</creator><creator>Porzio, Luca</creator><scope>EVB</scope></search><sort><creationdate>20231017</creationdate><title>Memory device access techniques</title><author>Cariello, Giuseppe ; Porzio, Luca</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11790961B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Cariello, Giuseppe</creatorcontrib><creatorcontrib>Porzio, Luca</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cariello, Giuseppe</au><au>Porzio, Luca</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory device access techniques</title><date>2023-10-17</date><risdate>2023</risdate><abstract>Methods, systems, and devices for memory device access techniques are described. Memory systems may be enabled to allow device-controlled access to a portion of volatile memory at a host system. By enabling the memory system to access volatile memory at the host system, the memory system may perform access operations which may reduce a quantity of messages exchanged between the memory system to the host system. The host system may allocate a list of memory resources in volatile memory associated with a first access command. The host system may allocate the same memory resources for a second access command. By allocating the same memory resources, the memory device may transmit a Ready To Transfer (RTT) message for multiple access commands, rather than for each command. In some cases, reducing the quantity of RTT messages may reduce latency and improve performance at the memory system.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11790961B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Memory device access techniques
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T07%3A46%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Cariello,%20Giuseppe&rft.date=2023-10-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11790961B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true