Corner guard for improved electroplated first level interconnect bump height range
Embodiments disclosed herein include electronic packages and methods of forming such packages. In an embodiment an electronic package comprises a package substrate, and a first level interconnect (FLI) bump region on the package substrate. In an embodiment, the FLI bump region comprises a plurality...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Haehn, Nicholas S Singh, Antariksh Rao Pratap Vehonsky, Jacob Jain, Rahul Cetegen, Edvin Cho, Steve S Heaton, Thomas Chan Arguedas, Sergio Ibrahim, Tarek Neal, Nicholas |
| description | Embodiments disclosed herein include electronic packages and methods of forming such packages. In an embodiment an electronic package comprises a package substrate, and a first level interconnect (FLI) bump region on the package substrate. In an embodiment, the FLI bump region comprises a plurality of pads, and a plurality of bumps, where each bump is over a different one of the plurality of pads. In an embodiment, the electronic package further comprises a guard feature adjacent to the FLI bump region. In an embodiment, the guard feature comprises, a guard pad, and a guard bump over the guard pad, wherein the guard feature is electrically isolated from circuitry of the electronic package. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11776864B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11776864B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11776864B23</originalsourceid><addsrcrecordid>eNqNyr0OgjAUhmEWB6Pew_ECHFADzBKNsz8zqeVraVLa5vTA9cvgBTi9eZNnXTzayAFMdlLck4lMbkwcZ_QEDy0ck1eynHGchTxmeHJBwDqGsAD6TGOiAc4OQqyCxbZYGeUzdr9uiv3t-mrvB6TYISelESDd-1mWdV011flyPP1jvmE8ONQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Corner guard for improved electroplated first level interconnect bump height range</title><source>esp@cenet</source><creator>Haehn, Nicholas S ; Singh, Antariksh Rao Pratap ; Vehonsky, Jacob ; Jain, Rahul ; Cetegen, Edvin ; Cho, Steve S ; Heaton, Thomas ; Chan Arguedas, Sergio ; Ibrahim, Tarek ; Neal, Nicholas</creator><creatorcontrib>Haehn, Nicholas S ; Singh, Antariksh Rao Pratap ; Vehonsky, Jacob ; Jain, Rahul ; Cetegen, Edvin ; Cho, Steve S ; Heaton, Thomas ; Chan Arguedas, Sergio ; Ibrahim, Tarek ; Neal, Nicholas</creatorcontrib><description>Embodiments disclosed herein include electronic packages and methods of forming such packages. In an embodiment an electronic package comprises a package substrate, and a first level interconnect (FLI) bump region on the package substrate. In an embodiment, the FLI bump region comprises a plurality of pads, and a plurality of bumps, where each bump is over a different one of the plurality of pads. In an embodiment, the electronic package further comprises a guard feature adjacent to the FLI bump region. In an embodiment, the guard feature comprises, a guard pad, and a guard bump over the guard pad, wherein the guard feature is electrically isolated from circuitry of the electronic package.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231003&DB=EPODOC&CC=US&NR=11776864B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231003&DB=EPODOC&CC=US&NR=11776864B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Haehn, Nicholas S</creatorcontrib><creatorcontrib>Singh, Antariksh Rao Pratap</creatorcontrib><creatorcontrib>Vehonsky, Jacob</creatorcontrib><creatorcontrib>Jain, Rahul</creatorcontrib><creatorcontrib>Cetegen, Edvin</creatorcontrib><creatorcontrib>Cho, Steve S</creatorcontrib><creatorcontrib>Heaton, Thomas</creatorcontrib><creatorcontrib>Chan Arguedas, Sergio</creatorcontrib><creatorcontrib>Ibrahim, Tarek</creatorcontrib><creatorcontrib>Neal, Nicholas</creatorcontrib><title>Corner guard for improved electroplated first level interconnect bump height range</title><description>Embodiments disclosed herein include electronic packages and methods of forming such packages. In an embodiment an electronic package comprises a package substrate, and a first level interconnect (FLI) bump region on the package substrate. In an embodiment, the FLI bump region comprises a plurality of pads, and a plurality of bumps, where each bump is over a different one of the plurality of pads. In an embodiment, the electronic package further comprises a guard feature adjacent to the FLI bump region. In an embodiment, the guard feature comprises, a guard pad, and a guard bump over the guard pad, wherein the guard feature is electrically isolated from circuitry of the electronic package.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyr0OgjAUhmEWB6Pew_ECHFADzBKNsz8zqeVraVLa5vTA9cvgBTi9eZNnXTzayAFMdlLck4lMbkwcZ_QEDy0ck1eynHGchTxmeHJBwDqGsAD6TGOiAc4OQqyCxbZYGeUzdr9uiv3t-mrvB6TYISelESDd-1mWdV011flyPP1jvmE8ONQ</recordid><startdate>20231003</startdate><enddate>20231003</enddate><creator>Haehn, Nicholas S</creator><creator>Singh, Antariksh Rao Pratap</creator><creator>Vehonsky, Jacob</creator><creator>Jain, Rahul</creator><creator>Cetegen, Edvin</creator><creator>Cho, Steve S</creator><creator>Heaton, Thomas</creator><creator>Chan Arguedas, Sergio</creator><creator>Ibrahim, Tarek</creator><creator>Neal, Nicholas</creator><scope>EVB</scope></search><sort><creationdate>20231003</creationdate><title>Corner guard for improved electroplated first level interconnect bump height range</title><author>Haehn, Nicholas S ; Singh, Antariksh Rao Pratap ; Vehonsky, Jacob ; Jain, Rahul ; Cetegen, Edvin ; Cho, Steve S ; Heaton, Thomas ; Chan Arguedas, Sergio ; Ibrahim, Tarek ; Neal, Nicholas</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11776864B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Haehn, Nicholas S</creatorcontrib><creatorcontrib>Singh, Antariksh Rao Pratap</creatorcontrib><creatorcontrib>Vehonsky, Jacob</creatorcontrib><creatorcontrib>Jain, Rahul</creatorcontrib><creatorcontrib>Cetegen, Edvin</creatorcontrib><creatorcontrib>Cho, Steve S</creatorcontrib><creatorcontrib>Heaton, Thomas</creatorcontrib><creatorcontrib>Chan Arguedas, Sergio</creatorcontrib><creatorcontrib>Ibrahim, Tarek</creatorcontrib><creatorcontrib>Neal, Nicholas</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Haehn, Nicholas S</au><au>Singh, Antariksh Rao Pratap</au><au>Vehonsky, Jacob</au><au>Jain, Rahul</au><au>Cetegen, Edvin</au><au>Cho, Steve S</au><au>Heaton, Thomas</au><au>Chan Arguedas, Sergio</au><au>Ibrahim, Tarek</au><au>Neal, Nicholas</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Corner guard for improved electroplated first level interconnect bump height range</title><date>2023-10-03</date><risdate>2023</risdate><abstract>Embodiments disclosed herein include electronic packages and methods of forming such packages. In an embodiment an electronic package comprises a package substrate, and a first level interconnect (FLI) bump region on the package substrate. In an embodiment, the FLI bump region comprises a plurality of pads, and a plurality of bumps, where each bump is over a different one of the plurality of pads. In an embodiment, the electronic package further comprises a guard feature adjacent to the FLI bump region. In an embodiment, the guard feature comprises, a guard pad, and a guard bump over the guard pad, wherein the guard feature is electrically isolated from circuitry of the electronic package.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11776864B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Corner guard for improved electroplated first level interconnect bump height range |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T12%3A21%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Haehn,%20Nicholas%20S&rft.date=2023-10-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11776864B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |