Vertical semiconductor device and method for fabricating the vertical semiconductor device

A vertical semiconductor device includes: a lower structure; a multi-layer stack structure including a source layer formed over the lower structure and gate electrodes formed over the source layer; a vertical structure penetrating the multi-layer stack structure and including a channel layer insulat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kim, Jong-Gi, Jeong, Hoe-Min, Park, In-Su, Kim, Hai-Won
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kim, Jong-Gi
Jeong, Hoe-Min
Park, In-Su
Kim, Hai-Won
description A vertical semiconductor device includes: a lower structure; a multi-layer stack structure including a source layer formed over the lower structure and gate electrodes formed over the source layer; a vertical structure penetrating the multi-layer stack structure and including a channel layer insulated from the source layer; a vertical source line spaced apart from the vertical structure to penetrate the multi-layer stack structure and contacting the source layer; and a horizontal source channel contact suitable for coupling the source layer and the channel layer and including a first conductive layer and a second conductive layer that include different dopants.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11751395B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11751395B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11751395B23</originalsourceid><addsrcrecordid>eNrjZIgKSy0qyUxOzFEoTs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE0tychPUUgDiqYlJhUBFZdk5qUrlGSkKpTh08zDwJqWmFOcyguluRkU3VxDnD10Uwvy41OLCxKTU_NSS-JDgw0NzU0NjS1NnYyMiVEDAH0TO90</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Vertical semiconductor device and method for fabricating the vertical semiconductor device</title><source>esp@cenet</source><creator>Kim, Jong-Gi ; Jeong, Hoe-Min ; Park, In-Su ; Kim, Hai-Won</creator><creatorcontrib>Kim, Jong-Gi ; Jeong, Hoe-Min ; Park, In-Su ; Kim, Hai-Won</creatorcontrib><description>A vertical semiconductor device includes: a lower structure; a multi-layer stack structure including a source layer formed over the lower structure and gate electrodes formed over the source layer; a vertical structure penetrating the multi-layer stack structure and including a channel layer insulated from the source layer; a vertical source line spaced apart from the vertical structure to penetrate the multi-layer stack structure and contacting the source layer; and a horizontal source channel contact suitable for coupling the source layer and the channel layer and including a first conductive layer and a second conductive layer that include different dopants.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230905&amp;DB=EPODOC&amp;CC=US&amp;NR=11751395B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230905&amp;DB=EPODOC&amp;CC=US&amp;NR=11751395B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kim, Jong-Gi</creatorcontrib><creatorcontrib>Jeong, Hoe-Min</creatorcontrib><creatorcontrib>Park, In-Su</creatorcontrib><creatorcontrib>Kim, Hai-Won</creatorcontrib><title>Vertical semiconductor device and method for fabricating the vertical semiconductor device</title><description>A vertical semiconductor device includes: a lower structure; a multi-layer stack structure including a source layer formed over the lower structure and gate electrodes formed over the source layer; a vertical structure penetrating the multi-layer stack structure and including a channel layer insulated from the source layer; a vertical source line spaced apart from the vertical structure to penetrate the multi-layer stack structure and contacting the source layer; and a horizontal source channel contact suitable for coupling the source layer and the channel layer and including a first conductive layer and a second conductive layer that include different dopants.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIgKSy0qyUxOzFEoTs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE0tychPUUgDiqYlJhUBFZdk5qUrlGSkKpTh08zDwJqWmFOcyguluRkU3VxDnD10Uwvy41OLCxKTU_NSS-JDgw0NzU0NjS1NnYyMiVEDAH0TO90</recordid><startdate>20230905</startdate><enddate>20230905</enddate><creator>Kim, Jong-Gi</creator><creator>Jeong, Hoe-Min</creator><creator>Park, In-Su</creator><creator>Kim, Hai-Won</creator><scope>EVB</scope></search><sort><creationdate>20230905</creationdate><title>Vertical semiconductor device and method for fabricating the vertical semiconductor device</title><author>Kim, Jong-Gi ; Jeong, Hoe-Min ; Park, In-Su ; Kim, Hai-Won</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11751395B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Kim, Jong-Gi</creatorcontrib><creatorcontrib>Jeong, Hoe-Min</creatorcontrib><creatorcontrib>Park, In-Su</creatorcontrib><creatorcontrib>Kim, Hai-Won</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Jong-Gi</au><au>Jeong, Hoe-Min</au><au>Park, In-Su</au><au>Kim, Hai-Won</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Vertical semiconductor device and method for fabricating the vertical semiconductor device</title><date>2023-09-05</date><risdate>2023</risdate><abstract>A vertical semiconductor device includes: a lower structure; a multi-layer stack structure including a source layer formed over the lower structure and gate electrodes formed over the source layer; a vertical structure penetrating the multi-layer stack structure and including a channel layer insulated from the source layer; a vertical source line spaced apart from the vertical structure to penetrate the multi-layer stack structure and contacting the source layer; and a horizontal source channel contact suitable for coupling the source layer and the channel layer and including a first conductive layer and a second conductive layer that include different dopants.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11751395B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Vertical semiconductor device and method for fabricating the vertical semiconductor device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T01%3A49%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kim,%20Jong-Gi&rft.date=2023-09-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11751395B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true