Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof
A power MOSFET device includes an active area accommodating a first body region and a second body region having a first and, respectively, a second conductivity value. The second value is higher than the first value. A first channel region is disposed in the first body region between a first source...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Fortuna, Stefania Magri', Angelo |
description | A power MOSFET device includes an active area accommodating a first body region and a second body region having a first and, respectively, a second conductivity value. The second value is higher than the first value. A first channel region is disposed in the first body region between a first source region and a drain region, and the first channel region has and having a first channel length. A second channel region is disposed in the second body region between a second source region and the drain region, and the second channel region has and having a second channel length smaller than the first channel length. A first device portion, having a first threshold voltage, includes the first channel region, and a second device portion, having a second threshold voltage higher than the first threshold voltage, includes the second channel region. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11728422B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11728422B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11728422B23</originalsourceid><addsrcrecordid>eNqNjr8KwjAYxLs4iPoOn7sdGgWdFcVFFKqzfCQXG7BJSNL6BL63Lf6ZnQ7ufnfcMHue3AOBDsdytz2TQmskqOLW2BuZ2gfXQlFkjdx5BE69zwFMbBU5SwHRxMRWYkY120azTE3oqa4rESOlCgFOvwu_jRqpcuobjrOB5nvE5KOjbNrd2exzeHdF9Cxhka6XsiiWYrUQYi3m_zAvj-9LKQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof</title><source>esp@cenet</source><creator>Fortuna, Stefania ; Magri', Angelo</creator><creatorcontrib>Fortuna, Stefania ; Magri', Angelo</creatorcontrib><description>A power MOSFET device includes an active area accommodating a first body region and a second body region having a first and, respectively, a second conductivity value. The second value is higher than the first value. A first channel region is disposed in the first body region between a first source region and a drain region, and the first channel region has and having a first channel length. A second channel region is disposed in the second body region between a second source region and the drain region, and the second channel region has and having a second channel length smaller than the first channel length. A first device portion, having a first threshold voltage, includes the first channel region, and a second device portion, having a second threshold voltage higher than the first threshold voltage, includes the second channel region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230815&DB=EPODOC&CC=US&NR=11728422B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230815&DB=EPODOC&CC=US&NR=11728422B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fortuna, Stefania</creatorcontrib><creatorcontrib>Magri', Angelo</creatorcontrib><title>Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof</title><description>A power MOSFET device includes an active area accommodating a first body region and a second body region having a first and, respectively, a second conductivity value. The second value is higher than the first value. A first channel region is disposed in the first body region between a first source region and a drain region, and the first channel region has and having a first channel length. A second channel region is disposed in the second body region between a second source region and the drain region, and the second channel region has and having a second channel length smaller than the first channel length. A first device portion, having a first threshold voltage, includes the first channel region, and a second device portion, having a second threshold voltage higher than the first threshold voltage, includes the second channel region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjr8KwjAYxLs4iPoOn7sdGgWdFcVFFKqzfCQXG7BJSNL6BL63Lf6ZnQ7ufnfcMHue3AOBDsdytz2TQmskqOLW2BuZ2gfXQlFkjdx5BE69zwFMbBU5SwHRxMRWYkY120azTE3oqa4rESOlCgFOvwu_jRqpcuobjrOB5nvE5KOjbNrd2exzeHdF9Cxhka6XsiiWYrUQYi3m_zAvj-9LKQ</recordid><startdate>20230815</startdate><enddate>20230815</enddate><creator>Fortuna, Stefania</creator><creator>Magri', Angelo</creator><scope>EVB</scope></search><sort><creationdate>20230815</creationdate><title>Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof</title><author>Fortuna, Stefania ; Magri', Angelo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11728422B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Fortuna, Stefania</creatorcontrib><creatorcontrib>Magri', Angelo</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fortuna, Stefania</au><au>Magri', Angelo</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof</title><date>2023-08-15</date><risdate>2023</risdate><abstract>A power MOSFET device includes an active area accommodating a first body region and a second body region having a first and, respectively, a second conductivity value. The second value is higher than the first value. A first channel region is disposed in the first body region between a first source region and a drain region, and the first channel region has and having a first channel length. A second channel region is disposed in the second body region between a second source region and the drain region, and the second channel region has and having a second channel length smaller than the first channel length. A first device portion, having a first threshold voltage, includes the first channel region, and a second device portion, having a second threshold voltage higher than the first threshold voltage, includes the second channel region.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US11728422B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Power MOSFET device having improved safe-operating area and on resistance, manufacturing process thereof and operating method thereof |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T19%3A54%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fortuna,%20Stefania&rft.date=2023-08-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11728422B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |