Providing load address predictions using address prediction tables based on load path history in processor-based systems

Aspects disclosed in the detailed description include providing load address predictions using address prediction tables based on load path history in processor-based systems. In one aspect, a load address prediction engine provides a load address prediction table containing multiple load address pr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Damodaran, Raguram, Al Sheikh, Rami Mohammad
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Damodaran, Raguram
Al Sheikh, Rami Mohammad
description Aspects disclosed in the detailed description include providing load address predictions using address prediction tables based on load path history in processor-based systems. In one aspect, a load address prediction engine provides a load address prediction table containing multiple load address prediction table entries. Each load address prediction table entry includes a predictor tag field and a memory address field for a load instruction. The load address prediction engine generates a table index and a predictor tag based on an identifier and a load path history for a detected load instruction. The table index is used to look up a corresponding load address prediction table entry. If the predictor tag matches the predictor tag field of the load address prediction table entry corresponding to the table index, the memory address field of the load address prediction table entry is provided as a predicted memory address for the load instruction.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11709679B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11709679B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11709679B23</originalsourceid><addsrcrecordid>eNqNjL0KAjEQhNNYiPoO6wMceAoe1yqKpaDWx16yeoGYDdko3tsbfzobq2H4vpmheuwj362x_gKO0QAaE0kEQiRjdbLsBW7ywr8EEraOBFoUMpD7-yFg6qCzkjj2YH32Wecdx-LjSS-JrjJWgzM6ock3R2q63RzXu4ICNyQBNXlKzelQltWsXlb1ar74x3kCMA5HTQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Providing load address predictions using address prediction tables based on load path history in processor-based systems</title><source>esp@cenet</source><creator>Damodaran, Raguram ; Al Sheikh, Rami Mohammad</creator><creatorcontrib>Damodaran, Raguram ; Al Sheikh, Rami Mohammad</creatorcontrib><description>Aspects disclosed in the detailed description include providing load address predictions using address prediction tables based on load path history in processor-based systems. In one aspect, a load address prediction engine provides a load address prediction table containing multiple load address prediction table entries. Each load address prediction table entry includes a predictor tag field and a memory address field for a load instruction. The load address prediction engine generates a table index and a predictor tag based on an identifier and a load path history for a detected load instruction. The table index is used to look up a corresponding load address prediction table entry. If the predictor tag matches the predictor tag field of the load address prediction table entry corresponding to the table index, the memory address field of the load address prediction table entry is provided as a predicted memory address for the load instruction.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230725&amp;DB=EPODOC&amp;CC=US&amp;NR=11709679B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230725&amp;DB=EPODOC&amp;CC=US&amp;NR=11709679B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Damodaran, Raguram</creatorcontrib><creatorcontrib>Al Sheikh, Rami Mohammad</creatorcontrib><title>Providing load address predictions using address prediction tables based on load path history in processor-based systems</title><description>Aspects disclosed in the detailed description include providing load address predictions using address prediction tables based on load path history in processor-based systems. In one aspect, a load address prediction engine provides a load address prediction table containing multiple load address prediction table entries. Each load address prediction table entry includes a predictor tag field and a memory address field for a load instruction. The load address prediction engine generates a table index and a predictor tag based on an identifier and a load path history for a detected load instruction. The table index is used to look up a corresponding load address prediction table entry. If the predictor tag matches the predictor tag field of the load address prediction table entry corresponding to the table index, the memory address field of the load address prediction table entry is provided as a predicted memory address for the load instruction.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjL0KAjEQhNNYiPoO6wMceAoe1yqKpaDWx16yeoGYDdko3tsbfzobq2H4vpmheuwj362x_gKO0QAaE0kEQiRjdbLsBW7ywr8EEraOBFoUMpD7-yFg6qCzkjj2YH32Wecdx-LjSS-JrjJWgzM6ock3R2q63RzXu4ICNyQBNXlKzelQltWsXlb1ar74x3kCMA5HTQ</recordid><startdate>20230725</startdate><enddate>20230725</enddate><creator>Damodaran, Raguram</creator><creator>Al Sheikh, Rami Mohammad</creator><scope>EVB</scope></search><sort><creationdate>20230725</creationdate><title>Providing load address predictions using address prediction tables based on load path history in processor-based systems</title><author>Damodaran, Raguram ; Al Sheikh, Rami Mohammad</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11709679B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Damodaran, Raguram</creatorcontrib><creatorcontrib>Al Sheikh, Rami Mohammad</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Damodaran, Raguram</au><au>Al Sheikh, Rami Mohammad</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Providing load address predictions using address prediction tables based on load path history in processor-based systems</title><date>2023-07-25</date><risdate>2023</risdate><abstract>Aspects disclosed in the detailed description include providing load address predictions using address prediction tables based on load path history in processor-based systems. In one aspect, a load address prediction engine provides a load address prediction table containing multiple load address prediction table entries. Each load address prediction table entry includes a predictor tag field and a memory address field for a load instruction. The load address prediction engine generates a table index and a predictor tag based on an identifier and a load path history for a detected load instruction. The table index is used to look up a corresponding load address prediction table entry. If the predictor tag matches the predictor tag field of the load address prediction table entry corresponding to the table index, the memory address field of the load address prediction table entry is provided as a predicted memory address for the load instruction.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11709679B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Providing load address predictions using address prediction tables based on load path history in processor-based systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T05%3A27%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Damodaran,%20Raguram&rft.date=2023-07-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11709679B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true