Apparatus and method for executing Boolean functions via forming indexes to an immediate value from source register bits
An apparatus and method are described for performing efficient Boolean operations in a pipelined processor which, in one embodiment, does not natively support three operand instructions. For example, in one embodiment, a processor comprises: a set of registers for storing packed operands; Boolean op...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Wolrich, Gilbert Yap, Kirk Feghali, Wajdi Gopal, Vinodh |
| description | An apparatus and method are described for performing efficient Boolean operations in a pipelined processor which, in one embodiment, does not natively support three operand instructions. For example, in one embodiment, a processor comprises: a set of registers for storing packed operands; Boolean operation logic to execute a single instruction which uses three or more source operands packed in the set of registers, the Boolean operation logic to read at least three source operands and an immediate value to perform a Boolean operation on the three source operands, wherein the Boolean operation comprises: combining a bit read from each of the three operands to form an index to the immediate value, the index identifying a bit position within the immediate value; reading the bit from the identified bit position of the immediate value; and storing the bit from the identified bit position of the immediate value in a destination register. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11663003B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11663003B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11663003B23</originalsourceid><addsrcrecordid>eNqNzEEKwjAQheFuXIh6h_EAQmuheyuKe3VdxmSqA00mJJPS49uCB3D1Fv_HWxfTKQSMqDkBeguO9CMWeolAE5ms7N_QigyEHvrsjbL4BCPjYtxS2duZJlCZH4CdI8uoBCMOmaCP4iBJjoYg0puTUoQXa9oWqx6HRLvfbor99fI43w4UpKMU0JAn7Z73qmqauizr9lj_Y77gW0ao</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus and method for executing Boolean functions via forming indexes to an immediate value from source register bits</title><source>esp@cenet</source><creator>Wolrich, Gilbert ; Yap, Kirk ; Feghali, Wajdi ; Gopal, Vinodh</creator><creatorcontrib>Wolrich, Gilbert ; Yap, Kirk ; Feghali, Wajdi ; Gopal, Vinodh</creatorcontrib><description>An apparatus and method are described for performing efficient Boolean operations in a pipelined processor which, in one embodiment, does not natively support three operand instructions. For example, in one embodiment, a processor comprises: a set of registers for storing packed operands; Boolean operation logic to execute a single instruction which uses three or more source operands packed in the set of registers, the Boolean operation logic to read at least three source operands and an immediate value to perform a Boolean operation on the three source operands, wherein the Boolean operation comprises: combining a bit read from each of the three operands to form an index to the immediate value, the index identifying a bit position within the immediate value; reading the bit from the identified bit position of the immediate value; and storing the bit from the identified bit position of the immediate value in a destination register.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230530&DB=EPODOC&CC=US&NR=11663003B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230530&DB=EPODOC&CC=US&NR=11663003B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wolrich, Gilbert</creatorcontrib><creatorcontrib>Yap, Kirk</creatorcontrib><creatorcontrib>Feghali, Wajdi</creatorcontrib><creatorcontrib>Gopal, Vinodh</creatorcontrib><title>Apparatus and method for executing Boolean functions via forming indexes to an immediate value from source register bits</title><description>An apparatus and method are described for performing efficient Boolean operations in a pipelined processor which, in one embodiment, does not natively support three operand instructions. For example, in one embodiment, a processor comprises: a set of registers for storing packed operands; Boolean operation logic to execute a single instruction which uses three or more source operands packed in the set of registers, the Boolean operation logic to read at least three source operands and an immediate value to perform a Boolean operation on the three source operands, wherein the Boolean operation comprises: combining a bit read from each of the three operands to form an index to the immediate value, the index identifying a bit position within the immediate value; reading the bit from the identified bit position of the immediate value; and storing the bit from the identified bit position of the immediate value in a destination register.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzEEKwjAQheFuXIh6h_EAQmuheyuKe3VdxmSqA00mJJPS49uCB3D1Fv_HWxfTKQSMqDkBeguO9CMWeolAE5ms7N_QigyEHvrsjbL4BCPjYtxS2duZJlCZH4CdI8uoBCMOmaCP4iBJjoYg0puTUoQXa9oWqx6HRLvfbor99fI43w4UpKMU0JAn7Z73qmqauizr9lj_Y77gW0ao</recordid><startdate>20230530</startdate><enddate>20230530</enddate><creator>Wolrich, Gilbert</creator><creator>Yap, Kirk</creator><creator>Feghali, Wajdi</creator><creator>Gopal, Vinodh</creator><scope>EVB</scope></search><sort><creationdate>20230530</creationdate><title>Apparatus and method for executing Boolean functions via forming indexes to an immediate value from source register bits</title><author>Wolrich, Gilbert ; Yap, Kirk ; Feghali, Wajdi ; Gopal, Vinodh</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11663003B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Wolrich, Gilbert</creatorcontrib><creatorcontrib>Yap, Kirk</creatorcontrib><creatorcontrib>Feghali, Wajdi</creatorcontrib><creatorcontrib>Gopal, Vinodh</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wolrich, Gilbert</au><au>Yap, Kirk</au><au>Feghali, Wajdi</au><au>Gopal, Vinodh</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus and method for executing Boolean functions via forming indexes to an immediate value from source register bits</title><date>2023-05-30</date><risdate>2023</risdate><abstract>An apparatus and method are described for performing efficient Boolean operations in a pipelined processor which, in one embodiment, does not natively support three operand instructions. For example, in one embodiment, a processor comprises: a set of registers for storing packed operands; Boolean operation logic to execute a single instruction which uses three or more source operands packed in the set of registers, the Boolean operation logic to read at least three source operands and an immediate value to perform a Boolean operation on the three source operands, wherein the Boolean operation comprises: combining a bit read from each of the three operands to form an index to the immediate value, the index identifying a bit position within the immediate value; reading the bit from the identified bit position of the immediate value; and storing the bit from the identified bit position of the immediate value in a destination register.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11663003B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Apparatus and method for executing Boolean functions via forming indexes to an immediate value from source register bits |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T23%3A30%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wolrich,%20Gilbert&rft.date=2023-05-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11663003B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |