Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices
Implementing an application within an integrated circuit (IC) having a data processing engine (DPE) array coupled to a Network-on-Chip (NoC) can include determining, using computer hardware, data transfer requirements for a software portion of the application intended to execute on the DPE array by...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Kathail, Vinod K Hwang, L. James Gupta, Shail Aditya Rele, Siddharth Sastry, Akella Hunsigida, Vidhumouli |
| description | Implementing an application within an integrated circuit (IC) having a data processing engine (DPE) array coupled to a Network-on-Chip (NoC) can include determining, using computer hardware, data transfer requirements for a software portion of the application intended to execute on the DPE array by simulating data traffic to the NoC as generated by the software portion, generating, using the computer hardware, a NoC routing solution for data paths of the application implemented by the NoC based, at least in part, on the data transfer requirements for the software portion. The software portion can be compiled for execution by different ones of a plurality of DPEs of the DPE array based, at least in part, on the NoC routing solution. Configuration data can be generated using the computer hardware. The configuration data, when loaded into the IC, configures the NoC to implement the NoC routing solution. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11645053B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11645053B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11645053B23</originalsourceid><addsrcrecordid>eNqNjEEKwjAQRbtxIeodxgMErLUeQFG6V9dl2kyaQJqETGzw9rbgAVz9_3mfty66BqPMGEmwV2kpIInN4EBZnyGbpEGbQQtLE1ngj0t65gzKR9CUKPqBHPk3AzoJYZ4RxxE7u4gm0xNvi5VCy7T75abY32_PayMo-JY4YD8LUvt6lOX5VB_q6nKs_vl8AcB1PwU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices</title><source>esp@cenet</source><creator>Kathail, Vinod K ; Hwang, L. James ; Gupta, Shail Aditya ; Rele, Siddharth ; Sastry, Akella ; Hunsigida, Vidhumouli</creator><creatorcontrib>Kathail, Vinod K ; Hwang, L. James ; Gupta, Shail Aditya ; Rele, Siddharth ; Sastry, Akella ; Hunsigida, Vidhumouli</creatorcontrib><description>Implementing an application within an integrated circuit (IC) having a data processing engine (DPE) array coupled to a Network-on-Chip (NoC) can include determining, using computer hardware, data transfer requirements for a software portion of the application intended to execute on the DPE array by simulating data traffic to the NoC as generated by the software portion, generating, using the computer hardware, a NoC routing solution for data paths of the application implemented by the NoC based, at least in part, on the data transfer requirements for the software portion. The software portion can be compiled for execution by different ones of a plurality of DPEs of the DPE array based, at least in part, on the NoC routing solution. Configuration data can be generated using the computer hardware. The configuration data, when loaded into the IC, configures the NoC to implement the NoC routing solution.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230509&DB=EPODOC&CC=US&NR=11645053B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230509&DB=EPODOC&CC=US&NR=11645053B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kathail, Vinod K</creatorcontrib><creatorcontrib>Hwang, L. James</creatorcontrib><creatorcontrib>Gupta, Shail Aditya</creatorcontrib><creatorcontrib>Rele, Siddharth</creatorcontrib><creatorcontrib>Sastry, Akella</creatorcontrib><creatorcontrib>Hunsigida, Vidhumouli</creatorcontrib><title>Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices</title><description>Implementing an application within an integrated circuit (IC) having a data processing engine (DPE) array coupled to a Network-on-Chip (NoC) can include determining, using computer hardware, data transfer requirements for a software portion of the application intended to execute on the DPE array by simulating data traffic to the NoC as generated by the software portion, generating, using the computer hardware, a NoC routing solution for data paths of the application implemented by the NoC based, at least in part, on the data transfer requirements for the software portion. The software portion can be compiled for execution by different ones of a plurality of DPEs of the DPE array based, at least in part, on the NoC routing solution. Configuration data can be generated using the computer hardware. The configuration data, when loaded into the IC, configures the NoC to implement the NoC routing solution.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwjAQRbtxIeodxgMErLUeQFG6V9dl2kyaQJqETGzw9rbgAVz9_3mfty66BqPMGEmwV2kpIInN4EBZnyGbpEGbQQtLE1ngj0t65gzKR9CUKPqBHPk3AzoJYZ4RxxE7u4gm0xNvi5VCy7T75abY32_PayMo-JY4YD8LUvt6lOX5VB_q6nKs_vl8AcB1PwU</recordid><startdate>20230509</startdate><enddate>20230509</enddate><creator>Kathail, Vinod K</creator><creator>Hwang, L. James</creator><creator>Gupta, Shail Aditya</creator><creator>Rele, Siddharth</creator><creator>Sastry, Akella</creator><creator>Hunsigida, Vidhumouli</creator><scope>EVB</scope></search><sort><creationdate>20230509</creationdate><title>Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices</title><author>Kathail, Vinod K ; Hwang, L. James ; Gupta, Shail Aditya ; Rele, Siddharth ; Sastry, Akella ; Hunsigida, Vidhumouli</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11645053B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>Kathail, Vinod K</creatorcontrib><creatorcontrib>Hwang, L. James</creatorcontrib><creatorcontrib>Gupta, Shail Aditya</creatorcontrib><creatorcontrib>Rele, Siddharth</creatorcontrib><creatorcontrib>Sastry, Akella</creatorcontrib><creatorcontrib>Hunsigida, Vidhumouli</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kathail, Vinod K</au><au>Hwang, L. James</au><au>Gupta, Shail Aditya</au><au>Rele, Siddharth</au><au>Sastry, Akella</au><au>Hunsigida, Vidhumouli</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices</title><date>2023-05-09</date><risdate>2023</risdate><abstract>Implementing an application within an integrated circuit (IC) having a data processing engine (DPE) array coupled to a Network-on-Chip (NoC) can include determining, using computer hardware, data transfer requirements for a software portion of the application intended to execute on the DPE array by simulating data traffic to the NoC as generated by the software portion, generating, using the computer hardware, a NoC routing solution for data paths of the application implemented by the NoC based, at least in part, on the data transfer requirements for the software portion. The software portion can be compiled for execution by different ones of a plurality of DPEs of the DPE array based, at least in part, on the NoC routing solution. Configuration data can be generated using the computer hardware. The configuration data, when loaded into the IC, configures the NoC to implement the NoC routing solution.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11645053B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE |
| title | Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T21%3A54%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kathail,%20Vinod%20K&rft.date=2023-05-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11645053B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |