Transceiver performing internal loopback test and operation method thereof

Disclosed is a transceiver which includes a logic circuit that generates parallel transmission data in response to a first test mode signal or a second test mode signal, a serializer that converts the parallel transmission data into serial transmission data, a driver that outputs the serial transmis...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shin, Jongshin, Nam, Yungeun, Chung, Younwoong
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Shin, Jongshin
Nam, Yungeun
Chung, Younwoong
description Disclosed is a transceiver which includes a logic circuit that generates parallel transmission data in response to a first test mode signal or a second test mode signal, a serializer that converts the parallel transmission data into serial transmission data, a driver that outputs the serial transmission data through transmission pads, an analog circuit that receives serial reception data through reception pads, a deserializer that converts the serial reception data into parallel reception data, a plurality of test switches switched in response to the first test mode signal, and a test circuit that is electrically connected to the analog circuit through the plurality of test switches and outputs serial post data corresponding to the serial transmission data to the analog circuit.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11606113B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11606113B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11606113B23</originalsourceid><addsrcrecordid>eNqNyjEOwjAMBdAsDAi4gzkAEqFSD0AFQqyUuTLtD41o7SixOD8MHIDpLW_prm1mKT3iG5kSctA8R3lSFEMWnmhSTQ_uX2QoRiwD6bexRRWaYaMOZCMyNKzdIvBUsPm5ctvzqW0uOyTtUBL3EFh3v3lf72vvq-Oh-ud8AIk6NeQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Transceiver performing internal loopback test and operation method thereof</title><source>esp@cenet</source><creator>Shin, Jongshin ; Nam, Yungeun ; Chung, Younwoong</creator><creatorcontrib>Shin, Jongshin ; Nam, Yungeun ; Chung, Younwoong</creatorcontrib><description>Disclosed is a transceiver which includes a logic circuit that generates parallel transmission data in response to a first test mode signal or a second test mode signal, a serializer that converts the parallel transmission data into serial transmission data, a driver that outputs the serial transmission data through transmission pads, an analog circuit that receives serial reception data through reception pads, a deserializer that converts the serial reception data into parallel reception data, a plurality of test switches switched in response to the first test mode signal, and a test circuit that is electrically connected to the analog circuit through the plurality of test switches and outputs serial post data corresponding to the serial transmission data to the analog circuit.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PULSE TECHNIQUE ; TRANSMISSION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230314&amp;DB=EPODOC&amp;CC=US&amp;NR=11606113B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230314&amp;DB=EPODOC&amp;CC=US&amp;NR=11606113B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Shin, Jongshin</creatorcontrib><creatorcontrib>Nam, Yungeun</creatorcontrib><creatorcontrib>Chung, Younwoong</creatorcontrib><title>Transceiver performing internal loopback test and operation method thereof</title><description>Disclosed is a transceiver which includes a logic circuit that generates parallel transmission data in response to a first test mode signal or a second test mode signal, a serializer that converts the parallel transmission data into serial transmission data, a driver that outputs the serial transmission data through transmission pads, an analog circuit that receives serial reception data through reception pads, a deserializer that converts the serial reception data into parallel reception data, a plurality of test switches switched in response to the first test mode signal, and a test circuit that is electrically connected to the analog circuit through the plurality of test switches and outputs serial post data corresponding to the serial transmission data to the analog circuit.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEOwjAMBdAsDAi4gzkAEqFSD0AFQqyUuTLtD41o7SixOD8MHIDpLW_prm1mKT3iG5kSctA8R3lSFEMWnmhSTQ_uX2QoRiwD6bexRRWaYaMOZCMyNKzdIvBUsPm5ctvzqW0uOyTtUBL3EFh3v3lf72vvq-Oh-ud8AIk6NeQ</recordid><startdate>20230314</startdate><enddate>20230314</enddate><creator>Shin, Jongshin</creator><creator>Nam, Yungeun</creator><creator>Chung, Younwoong</creator><scope>EVB</scope></search><sort><creationdate>20230314</creationdate><title>Transceiver performing internal loopback test and operation method thereof</title><author>Shin, Jongshin ; Nam, Yungeun ; Chung, Younwoong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11606113B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>Shin, Jongshin</creatorcontrib><creatorcontrib>Nam, Yungeun</creatorcontrib><creatorcontrib>Chung, Younwoong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shin, Jongshin</au><au>Nam, Yungeun</au><au>Chung, Younwoong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Transceiver performing internal loopback test and operation method thereof</title><date>2023-03-14</date><risdate>2023</risdate><abstract>Disclosed is a transceiver which includes a logic circuit that generates parallel transmission data in response to a first test mode signal or a second test mode signal, a serializer that converts the parallel transmission data into serial transmission data, a driver that outputs the serial transmission data through transmission pads, an analog circuit that receives serial reception data through reception pads, a deserializer that converts the serial reception data into parallel reception data, a plurality of test switches switched in response to the first test mode signal, and a test circuit that is electrically connected to the analog circuit through the plurality of test switches and outputs serial post data corresponding to the serial transmission data to the analog circuit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11606113B2
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PULSE TECHNIQUE
TRANSMISSION
title Transceiver performing internal loopback test and operation method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T23%3A00%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Shin,%20Jongshin&rft.date=2023-03-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11606113B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true