Processor card and intelligent multi-purpose system for use with processor card
The present invention relates to a single-board processor card configured for use in a 1U CubeSat payload form-factor multi-purpose architecture, including: a field-programmable-gate-array (FPGA) which is reconfigurable in flight; wherein a configuration memory of the FPGA can be scrubbed in flight...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Wilson, Christopher M Flatley, Thomas P Franconi, Nicholas Ripley, Robin A Crum, Gary A Geist, Alessandro Petrick, David J Brewer, Cody |
description | The present invention relates to a single-board processor card configured for use in a 1U CubeSat payload form-factor multi-purpose architecture, including: a field-programmable-gate-array (FPGA) which is reconfigurable in flight; wherein a configuration memory of the FPGA can be scrubbed in flight to correct errors or upsets; and a radiation-hardened monitor (RHM) which provides radiation mitigation and system monitoring of the single-board processor card, and which reconfigures said FPGA during flight, scrubs the configuration memory, and monitors a health of the FPGA. The 1U CubeSat payload form-factor multi-purpose architecture includes a backplane having a plurality of slots, one of the plurality of slots which accommodates the single-board processor card, wherein the backplane routes signals to a plurality of standard-sized processor cards, interchangeably disposed in any of the plurality of slots. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11586497B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11586497B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11586497B13</originalsourceid><addsrcrecordid>eNrjZPAPKMpPTi0uzi9SSE4sSlFIzEtRyMwrSc3JyUxPzStRyC3NKcnULSgtKsgvTlUoriwuSc1VSAOqLgVyyzNLMhQKUAzgYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhqYWZiaW5k6GxsSoAQCmXDe7</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Processor card and intelligent multi-purpose system for use with processor card</title><source>esp@cenet</source><creator>Wilson, Christopher M ; Flatley, Thomas P ; Franconi, Nicholas ; Ripley, Robin A ; Crum, Gary A ; Geist, Alessandro ; Petrick, David J ; Brewer, Cody</creator><creatorcontrib>Wilson, Christopher M ; Flatley, Thomas P ; Franconi, Nicholas ; Ripley, Robin A ; Crum, Gary A ; Geist, Alessandro ; Petrick, David J ; Brewer, Cody</creatorcontrib><description>The present invention relates to a single-board processor card configured for use in a 1U CubeSat payload form-factor multi-purpose architecture, including: a field-programmable-gate-array (FPGA) which is reconfigurable in flight; wherein a configuration memory of the FPGA can be scrubbed in flight to correct errors or upsets; and a radiation-hardened monitor (RHM) which provides radiation mitigation and system monitoring of the single-board processor card, and which reconfigures said FPGA during flight, scrubs the configuration memory, and monitors a health of the FPGA. The 1U CubeSat payload form-factor multi-purpose architecture includes a backplane having a plurality of slots, one of the plurality of slots which accommodates the single-board processor card, wherein the backplane routes signals to a plurality of standard-sized processor cards, interchangeably disposed in any of the plurality of slots.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODE CONVERSION IN GENERAL ; CODING ; COMPUTING ; COUNTING ; DECODING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&CC=US&NR=11586497B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&CC=US&NR=11586497B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wilson, Christopher M</creatorcontrib><creatorcontrib>Flatley, Thomas P</creatorcontrib><creatorcontrib>Franconi, Nicholas</creatorcontrib><creatorcontrib>Ripley, Robin A</creatorcontrib><creatorcontrib>Crum, Gary A</creatorcontrib><creatorcontrib>Geist, Alessandro</creatorcontrib><creatorcontrib>Petrick, David J</creatorcontrib><creatorcontrib>Brewer, Cody</creatorcontrib><title>Processor card and intelligent multi-purpose system for use with processor card</title><description>The present invention relates to a single-board processor card configured for use in a 1U CubeSat payload form-factor multi-purpose architecture, including: a field-programmable-gate-array (FPGA) which is reconfigurable in flight; wherein a configuration memory of the FPGA can be scrubbed in flight to correct errors or upsets; and a radiation-hardened monitor (RHM) which provides radiation mitigation and system monitoring of the single-board processor card, and which reconfigures said FPGA during flight, scrubs the configuration memory, and monitors a health of the FPGA. The 1U CubeSat payload form-factor multi-purpose architecture includes a backplane having a plurality of slots, one of the plurality of slots which accommodates the single-board processor card, wherein the backplane routes signals to a plurality of standard-sized processor cards, interchangeably disposed in any of the plurality of slots.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>DECODING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAPKMpPTi0uzi9SSE4sSlFIzEtRyMwrSc3JyUxPzStRyC3NKcnULSgtKsgvTlUoriwuSc1VSAOqLgVyyzNLMhQKUAzgYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhqYWZiaW5k6GxsSoAQCmXDe7</recordid><startdate>20230221</startdate><enddate>20230221</enddate><creator>Wilson, Christopher M</creator><creator>Flatley, Thomas P</creator><creator>Franconi, Nicholas</creator><creator>Ripley, Robin A</creator><creator>Crum, Gary A</creator><creator>Geist, Alessandro</creator><creator>Petrick, David J</creator><creator>Brewer, Cody</creator><scope>EVB</scope></search><sort><creationdate>20230221</creationdate><title>Processor card and intelligent multi-purpose system for use with processor card</title><author>Wilson, Christopher M ; Flatley, Thomas P ; Franconi, Nicholas ; Ripley, Robin A ; Crum, Gary A ; Geist, Alessandro ; Petrick, David J ; Brewer, Cody</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11586497B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>DECODING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Wilson, Christopher M</creatorcontrib><creatorcontrib>Flatley, Thomas P</creatorcontrib><creatorcontrib>Franconi, Nicholas</creatorcontrib><creatorcontrib>Ripley, Robin A</creatorcontrib><creatorcontrib>Crum, Gary A</creatorcontrib><creatorcontrib>Geist, Alessandro</creatorcontrib><creatorcontrib>Petrick, David J</creatorcontrib><creatorcontrib>Brewer, Cody</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wilson, Christopher M</au><au>Flatley, Thomas P</au><au>Franconi, Nicholas</au><au>Ripley, Robin A</au><au>Crum, Gary A</au><au>Geist, Alessandro</au><au>Petrick, David J</au><au>Brewer, Cody</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Processor card and intelligent multi-purpose system for use with processor card</title><date>2023-02-21</date><risdate>2023</risdate><abstract>The present invention relates to a single-board processor card configured for use in a 1U CubeSat payload form-factor multi-purpose architecture, including: a field-programmable-gate-array (FPGA) which is reconfigurable in flight; wherein a configuration memory of the FPGA can be scrubbed in flight to correct errors or upsets; and a radiation-hardened monitor (RHM) which provides radiation mitigation and system monitoring of the single-board processor card, and which reconfigures said FPGA during flight, scrubs the configuration memory, and monitors a health of the FPGA. The 1U CubeSat payload form-factor multi-purpose architecture includes a backplane having a plurality of slots, one of the plurality of slots which accommodates the single-board processor card, wherein the backplane routes signals to a plurality of standard-sized processor cards, interchangeably disposed in any of the plurality of slots.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US11586497B1 |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS |
title | Processor card and intelligent multi-purpose system for use with processor card |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T02%3A02%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wilson,%20Christopher%20M&rft.date=2023-02-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11586497B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |