Semiconductor package with redistribution structure and manufacturing method thereof
A semiconductor package includes a semiconductor die, a redistribution structure and connective terminals. The redistribution structure is disposed on the semiconductor die and includes a first metallization tier disposed in between a pair of dielectric layers. The first metallization tier includes...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Hsu, Li-Han Wu, Wei-Cheng Hsieh, Cheng-Hsien Lee, Meng-Tsan Chiu, Chien-Chia Lin, Tsung-Shu |
| description | A semiconductor package includes a semiconductor die, a redistribution structure and connective terminals. The redistribution structure is disposed on the semiconductor die and includes a first metallization tier disposed in between a pair of dielectric layers. The first metallization tier includes routing conductive traces electrically connected to the semiconductor die and a shielding plate electrically insulated from the semiconductor die. The connective terminals include dummy connective terminals and active connective terminals. The dummy connective terminals are disposed on the redistribution structure and are electrically connected to the shielding plate. The active connective terminals are disposed on the redistribution structure and are electrically connected to the routing conductive traces. Vertical projections of the dummy connective terminals fall on the shielding plate. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11581268B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11581268B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11581268B23</originalsourceid><addsrcrecordid>eNqNjUEKwjAQRbNxIeodxgO4SEXpWlHct65LTCbNoJmUZILXt4IHcPXfgwd_qfoOI9nErlpJGSZjn2ZEeJMEyOioSKZHFUoMM85RzQiGHUTD1ZuvE48QUUJyIAEzJr9WC29eBTe_Xant9dKfbzuc0oBlPkFGGe6d1odWN8f21Oz_aT5PJTpT</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package with redistribution structure and manufacturing method thereof</title><source>esp@cenet</source><creator>Hsu, Li-Han ; Wu, Wei-Cheng ; Hsieh, Cheng-Hsien ; Lee, Meng-Tsan ; Chiu, Chien-Chia ; Lin, Tsung-Shu</creator><creatorcontrib>Hsu, Li-Han ; Wu, Wei-Cheng ; Hsieh, Cheng-Hsien ; Lee, Meng-Tsan ; Chiu, Chien-Chia ; Lin, Tsung-Shu</creatorcontrib><description>A semiconductor package includes a semiconductor die, a redistribution structure and connective terminals. The redistribution structure is disposed on the semiconductor die and includes a first metallization tier disposed in between a pair of dielectric layers. The first metallization tier includes routing conductive traces electrically connected to the semiconductor die and a shielding plate electrically insulated from the semiconductor die. The connective terminals include dummy connective terminals and active connective terminals. The dummy connective terminals are disposed on the redistribution structure and are electrically connected to the shielding plate. The active connective terminals are disposed on the redistribution structure and are electrically connected to the routing conductive traces. Vertical projections of the dummy connective terminals fall on the shielding plate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230214&DB=EPODOC&CC=US&NR=11581268B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230214&DB=EPODOC&CC=US&NR=11581268B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hsu, Li-Han</creatorcontrib><creatorcontrib>Wu, Wei-Cheng</creatorcontrib><creatorcontrib>Hsieh, Cheng-Hsien</creatorcontrib><creatorcontrib>Lee, Meng-Tsan</creatorcontrib><creatorcontrib>Chiu, Chien-Chia</creatorcontrib><creatorcontrib>Lin, Tsung-Shu</creatorcontrib><title>Semiconductor package with redistribution structure and manufacturing method thereof</title><description>A semiconductor package includes a semiconductor die, a redistribution structure and connective terminals. The redistribution structure is disposed on the semiconductor die and includes a first metallization tier disposed in between a pair of dielectric layers. The first metallization tier includes routing conductive traces electrically connected to the semiconductor die and a shielding plate electrically insulated from the semiconductor die. The connective terminals include dummy connective terminals and active connective terminals. The dummy connective terminals are disposed on the redistribution structure and are electrically connected to the shielding plate. The active connective terminals are disposed on the redistribution structure and are electrically connected to the routing conductive traces. Vertical projections of the dummy connective terminals fall on the shielding plate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjUEKwjAQRbNxIeodxgO4SEXpWlHct65LTCbNoJmUZILXt4IHcPXfgwd_qfoOI9nErlpJGSZjn2ZEeJMEyOioSKZHFUoMM85RzQiGHUTD1ZuvE48QUUJyIAEzJr9WC29eBTe_Xant9dKfbzuc0oBlPkFGGe6d1odWN8f21Oz_aT5PJTpT</recordid><startdate>20230214</startdate><enddate>20230214</enddate><creator>Hsu, Li-Han</creator><creator>Wu, Wei-Cheng</creator><creator>Hsieh, Cheng-Hsien</creator><creator>Lee, Meng-Tsan</creator><creator>Chiu, Chien-Chia</creator><creator>Lin, Tsung-Shu</creator><scope>EVB</scope></search><sort><creationdate>20230214</creationdate><title>Semiconductor package with redistribution structure and manufacturing method thereof</title><author>Hsu, Li-Han ; Wu, Wei-Cheng ; Hsieh, Cheng-Hsien ; Lee, Meng-Tsan ; Chiu, Chien-Chia ; Lin, Tsung-Shu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11581268B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Hsu, Li-Han</creatorcontrib><creatorcontrib>Wu, Wei-Cheng</creatorcontrib><creatorcontrib>Hsieh, Cheng-Hsien</creatorcontrib><creatorcontrib>Lee, Meng-Tsan</creatorcontrib><creatorcontrib>Chiu, Chien-Chia</creatorcontrib><creatorcontrib>Lin, Tsung-Shu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hsu, Li-Han</au><au>Wu, Wei-Cheng</au><au>Hsieh, Cheng-Hsien</au><au>Lee, Meng-Tsan</au><au>Chiu, Chien-Chia</au><au>Lin, Tsung-Shu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package with redistribution structure and manufacturing method thereof</title><date>2023-02-14</date><risdate>2023</risdate><abstract>A semiconductor package includes a semiconductor die, a redistribution structure and connective terminals. The redistribution structure is disposed on the semiconductor die and includes a first metallization tier disposed in between a pair of dielectric layers. The first metallization tier includes routing conductive traces electrically connected to the semiconductor die and a shielding plate electrically insulated from the semiconductor die. The connective terminals include dummy connective terminals and active connective terminals. The dummy connective terminals are disposed on the redistribution structure and are electrically connected to the shielding plate. The active connective terminals are disposed on the redistribution structure and are electrically connected to the routing conductive traces. Vertical projections of the dummy connective terminals fall on the shielding plate.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11581268B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Semiconductor package with redistribution structure and manufacturing method thereof |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T00%3A37%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hsu,%20Li-Han&rft.date=2023-02-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11581268B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |