Dynamic load balancing for multi-core computing environments

Methods, apparatus, systems, and articles of manufacture are disclosed for dynamic load balancing for multi-core computing environments. An example apparatus includes a first and a plurality of second cores of a processor, and circuitry in a die of the processor separate from the first and the secon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chaddick, Bradley, Sonnier, David, Layek, Abhirupa, McDonnell, Niall, Eads, Gage, Maini, Sarita, Shah, Shrikant, Burroughs, William, Shah, Rahul, Ganguli, Mrittika, Khade, Abhishek, Palermo, Stephen
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chaddick, Bradley
Sonnier, David
Layek, Abhirupa
McDonnell, Niall
Eads, Gage
Maini, Sarita
Shah, Shrikant
Burroughs, William
Shah, Rahul
Ganguli, Mrittika
Khade, Abhishek
Palermo, Stephen
description Methods, apparatus, systems, and articles of manufacture are disclosed for dynamic load balancing for multi-core computing environments. An example apparatus includes a first and a plurality of second cores of a processor, and circuitry in a die of the processor separate from the first and the second cores, the circuitry to enqueue identifiers in one or more queues in the circuitry associated with respective ones of data packets of a packet flow, allocate one or more of the second cores to dequeue first ones of the identifiers in response to a throughput parameter of the first core not satisfying a throughput threshold to cause the one or more of the second cores to execute one or more operations on first ones of the data packets, and provide the first ones to one or more data consumers to distribute the first data packets.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11575607B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11575607B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11575607B23</originalsourceid><addsrcrecordid>eNrjZLBxqcxLzM1MVsjJT0xRSErMScxLzsxLV0jLL1LILc0pydRNzi9KVUjOzy0oLQFJpOaVZRbl5-Wm5pUU8zCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSS-NBgQ0NTc1MzA3MnI2Ni1AAAClEwYQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Dynamic load balancing for multi-core computing environments</title><source>esp@cenet</source><creator>Chaddick, Bradley ; Sonnier, David ; Layek, Abhirupa ; McDonnell, Niall ; Eads, Gage ; Maini, Sarita ; Shah, Shrikant ; Burroughs, William ; Shah, Rahul ; Ganguli, Mrittika ; Khade, Abhishek ; Palermo, Stephen</creator><creatorcontrib>Chaddick, Bradley ; Sonnier, David ; Layek, Abhirupa ; McDonnell, Niall ; Eads, Gage ; Maini, Sarita ; Shah, Shrikant ; Burroughs, William ; Shah, Rahul ; Ganguli, Mrittika ; Khade, Abhishek ; Palermo, Stephen</creatorcontrib><description>Methods, apparatus, systems, and articles of manufacture are disclosed for dynamic load balancing for multi-core computing environments. An example apparatus includes a first and a plurality of second cores of a processor, and circuitry in a die of the processor separate from the first and the second cores, the circuitry to enqueue identifiers in one or more queues in the circuitry associated with respective ones of data packets of a packet flow, allocate one or more of the second cores to dequeue first ones of the identifiers in response to a throughput parameter of the first core not satisfying a throughput threshold to cause the one or more of the second cores to execute one or more operations on first ones of the data packets, and provide the first ones to one or more data consumers to distribute the first data packets.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230207&amp;DB=EPODOC&amp;CC=US&amp;NR=11575607B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230207&amp;DB=EPODOC&amp;CC=US&amp;NR=11575607B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chaddick, Bradley</creatorcontrib><creatorcontrib>Sonnier, David</creatorcontrib><creatorcontrib>Layek, Abhirupa</creatorcontrib><creatorcontrib>McDonnell, Niall</creatorcontrib><creatorcontrib>Eads, Gage</creatorcontrib><creatorcontrib>Maini, Sarita</creatorcontrib><creatorcontrib>Shah, Shrikant</creatorcontrib><creatorcontrib>Burroughs, William</creatorcontrib><creatorcontrib>Shah, Rahul</creatorcontrib><creatorcontrib>Ganguli, Mrittika</creatorcontrib><creatorcontrib>Khade, Abhishek</creatorcontrib><creatorcontrib>Palermo, Stephen</creatorcontrib><title>Dynamic load balancing for multi-core computing environments</title><description>Methods, apparatus, systems, and articles of manufacture are disclosed for dynamic load balancing for multi-core computing environments. An example apparatus includes a first and a plurality of second cores of a processor, and circuitry in a die of the processor separate from the first and the second cores, the circuitry to enqueue identifiers in one or more queues in the circuitry associated with respective ones of data packets of a packet flow, allocate one or more of the second cores to dequeue first ones of the identifiers in response to a throughput parameter of the first core not satisfying a throughput threshold to cause the one or more of the second cores to execute one or more operations on first ones of the data packets, and provide the first ones to one or more data consumers to distribute the first data packets.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxqcxLzM1MVsjJT0xRSErMScxLzsxLV0jLL1LILc0pydRNzi9KVUjOzy0oLQFJpOaVZRbl5-Wm5pUU8zCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSS-NBgQ0NTc1MzA3MnI2Ni1AAAClEwYQ</recordid><startdate>20230207</startdate><enddate>20230207</enddate><creator>Chaddick, Bradley</creator><creator>Sonnier, David</creator><creator>Layek, Abhirupa</creator><creator>McDonnell, Niall</creator><creator>Eads, Gage</creator><creator>Maini, Sarita</creator><creator>Shah, Shrikant</creator><creator>Burroughs, William</creator><creator>Shah, Rahul</creator><creator>Ganguli, Mrittika</creator><creator>Khade, Abhishek</creator><creator>Palermo, Stephen</creator><scope>EVB</scope></search><sort><creationdate>20230207</creationdate><title>Dynamic load balancing for multi-core computing environments</title><author>Chaddick, Bradley ; Sonnier, David ; Layek, Abhirupa ; McDonnell, Niall ; Eads, Gage ; Maini, Sarita ; Shah, Shrikant ; Burroughs, William ; Shah, Rahul ; Ganguli, Mrittika ; Khade, Abhishek ; Palermo, Stephen</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11575607B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Chaddick, Bradley</creatorcontrib><creatorcontrib>Sonnier, David</creatorcontrib><creatorcontrib>Layek, Abhirupa</creatorcontrib><creatorcontrib>McDonnell, Niall</creatorcontrib><creatorcontrib>Eads, Gage</creatorcontrib><creatorcontrib>Maini, Sarita</creatorcontrib><creatorcontrib>Shah, Shrikant</creatorcontrib><creatorcontrib>Burroughs, William</creatorcontrib><creatorcontrib>Shah, Rahul</creatorcontrib><creatorcontrib>Ganguli, Mrittika</creatorcontrib><creatorcontrib>Khade, Abhishek</creatorcontrib><creatorcontrib>Palermo, Stephen</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chaddick, Bradley</au><au>Sonnier, David</au><au>Layek, Abhirupa</au><au>McDonnell, Niall</au><au>Eads, Gage</au><au>Maini, Sarita</au><au>Shah, Shrikant</au><au>Burroughs, William</au><au>Shah, Rahul</au><au>Ganguli, Mrittika</au><au>Khade, Abhishek</au><au>Palermo, Stephen</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Dynamic load balancing for multi-core computing environments</title><date>2023-02-07</date><risdate>2023</risdate><abstract>Methods, apparatus, systems, and articles of manufacture are disclosed for dynamic load balancing for multi-core computing environments. An example apparatus includes a first and a plurality of second cores of a processor, and circuitry in a die of the processor separate from the first and the second cores, the circuitry to enqueue identifiers in one or more queues in the circuitry associated with respective ones of data packets of a packet flow, allocate one or more of the second cores to dequeue first ones of the identifiers in response to a throughput parameter of the first core not satisfying a throughput threshold to cause the one or more of the second cores to execute one or more operations on first ones of the data packets, and provide the first ones to one or more data consumers to distribute the first data packets.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11575607B2
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Dynamic load balancing for multi-core computing environments
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T07%3A06%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chaddick,%20Bradley&rft.date=2023-02-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11575607B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true