Array substrate, manufacturing method thereof, display panel and display device

An array substrate is provided, including a base substrate, a semiconductor active layer, a gate electrode, a source electrode, and a drain electrode that are sequentially provided, and further including a first insulating layer, a second insulating layer, a third insulating layer, at least one firs...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Zhou, Bin, Su, Tongshang, Luo, Biao, Gui, Xuehai, Liu, Jun, Huang, Yongchao, Yan, Liangchen, Li, Wei
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Zhou, Bin
Su, Tongshang
Luo, Biao
Gui, Xuehai
Liu, Jun
Huang, Yongchao
Yan, Liangchen
Li, Wei
description An array substrate is provided, including a base substrate, a semiconductor active layer, a gate electrode, a source electrode, and a drain electrode that are sequentially provided, and further including a first insulating layer, a second insulating layer, a third insulating layer, at least one first via, and at least one second via. Each first via penetrates through the third insulating layer, and in each pixel unit with plural chromatic color resists, each first via is between adjacent two chromatic color resists and filled by one of the adjacent two chromatic color resists. Each second via penetrates through the second insulating layer, the at least one second via is in one-to-one correspondence with the at least one first via, each second via is filled by a chromatic color resist having a same color as that of the chromatic color resist in the corresponding first via.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11569307B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11569307B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11569307B23</originalsourceid><addsrcrecordid>eNrjZPB3LCpKrFQoLk0qLilKLEnVUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU_TUUjJLC7IAWooSMxLzVFIzEuBi6SklmUmp_IwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYENDUzNLYwNzJyNjYtQAAHarNz8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Array substrate, manufacturing method thereof, display panel and display device</title><source>esp@cenet</source><creator>Zhou, Bin ; Su, Tongshang ; Luo, Biao ; Gui, Xuehai ; Liu, Jun ; Huang, Yongchao ; Yan, Liangchen ; Li, Wei</creator><creatorcontrib>Zhou, Bin ; Su, Tongshang ; Luo, Biao ; Gui, Xuehai ; Liu, Jun ; Huang, Yongchao ; Yan, Liangchen ; Li, Wei</creatorcontrib><description>An array substrate is provided, including a base substrate, a semiconductor active layer, a gate electrode, a source electrode, and a drain electrode that are sequentially provided, and further including a first insulating layer, a second insulating layer, a third insulating layer, at least one first via, and at least one second via. Each first via penetrates through the third insulating layer, and in each pixel unit with plural chromatic color resists, each first via is between adjacent two chromatic color resists and filled by one of the adjacent two chromatic color resists. Each second via penetrates through the second insulating layer, the at least one second via is in one-to-one correspondence with the at least one first via, each second via is filled by a chromatic color resist having a same color as that of the chromatic color resist in the corresponding first via.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230131&amp;DB=EPODOC&amp;CC=US&amp;NR=11569307B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230131&amp;DB=EPODOC&amp;CC=US&amp;NR=11569307B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zhou, Bin</creatorcontrib><creatorcontrib>Su, Tongshang</creatorcontrib><creatorcontrib>Luo, Biao</creatorcontrib><creatorcontrib>Gui, Xuehai</creatorcontrib><creatorcontrib>Liu, Jun</creatorcontrib><creatorcontrib>Huang, Yongchao</creatorcontrib><creatorcontrib>Yan, Liangchen</creatorcontrib><creatorcontrib>Li, Wei</creatorcontrib><title>Array substrate, manufacturing method thereof, display panel and display device</title><description>An array substrate is provided, including a base substrate, a semiconductor active layer, a gate electrode, a source electrode, and a drain electrode that are sequentially provided, and further including a first insulating layer, a second insulating layer, a third insulating layer, at least one first via, and at least one second via. Each first via penetrates through the third insulating layer, and in each pixel unit with plural chromatic color resists, each first via is between adjacent two chromatic color resists and filled by one of the adjacent two chromatic color resists. Each second via penetrates through the second insulating layer, the at least one second via is in one-to-one correspondence with the at least one first via, each second via is filled by a chromatic color resist having a same color as that of the chromatic color resist in the corresponding first via.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB3LCpKrFQoLk0qLilKLEnVUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU_TUUjJLC7IAWooSMxLzVFIzEuBi6SklmUmp_IwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYENDUzNLYwNzJyNjYtQAAHarNz8</recordid><startdate>20230131</startdate><enddate>20230131</enddate><creator>Zhou, Bin</creator><creator>Su, Tongshang</creator><creator>Luo, Biao</creator><creator>Gui, Xuehai</creator><creator>Liu, Jun</creator><creator>Huang, Yongchao</creator><creator>Yan, Liangchen</creator><creator>Li, Wei</creator><scope>EVB</scope></search><sort><creationdate>20230131</creationdate><title>Array substrate, manufacturing method thereof, display panel and display device</title><author>Zhou, Bin ; Su, Tongshang ; Luo, Biao ; Gui, Xuehai ; Liu, Jun ; Huang, Yongchao ; Yan, Liangchen ; Li, Wei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11569307B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Zhou, Bin</creatorcontrib><creatorcontrib>Su, Tongshang</creatorcontrib><creatorcontrib>Luo, Biao</creatorcontrib><creatorcontrib>Gui, Xuehai</creatorcontrib><creatorcontrib>Liu, Jun</creatorcontrib><creatorcontrib>Huang, Yongchao</creatorcontrib><creatorcontrib>Yan, Liangchen</creatorcontrib><creatorcontrib>Li, Wei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhou, Bin</au><au>Su, Tongshang</au><au>Luo, Biao</au><au>Gui, Xuehai</au><au>Liu, Jun</au><au>Huang, Yongchao</au><au>Yan, Liangchen</au><au>Li, Wei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Array substrate, manufacturing method thereof, display panel and display device</title><date>2023-01-31</date><risdate>2023</risdate><abstract>An array substrate is provided, including a base substrate, a semiconductor active layer, a gate electrode, a source electrode, and a drain electrode that are sequentially provided, and further including a first insulating layer, a second insulating layer, a third insulating layer, at least one first via, and at least one second via. Each first via penetrates through the third insulating layer, and in each pixel unit with plural chromatic color resists, each first via is between adjacent two chromatic color resists and filled by one of the adjacent two chromatic color resists. Each second via penetrates through the second insulating layer, the at least one second via is in one-to-one correspondence with the at least one first via, each second via is filled by a chromatic color resist having a same color as that of the chromatic color resist in the corresponding first via.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11569307B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Array substrate, manufacturing method thereof, display panel and display device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T19%3A21%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zhou,%20Bin&rft.date=2023-01-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11569307B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true