Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry
A method used in forming integrated circuitry comprises forming conductive material over a substrate. The conductive material is patterned into a conductive line that is horizontally longitudinally elongated. The conductive material is vertically recessed in longitudinally-spaced first regions of th...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Borsari, Silvia Nair, Vinay Benson, Russell A Meyer, Ryan L Lee, Yi Fang |
description | A method used in forming integrated circuitry comprises forming conductive material over a substrate. The conductive material is patterned into a conductive line that is horizontally longitudinally elongated. The conductive material is vertically recessed in longitudinally-spaced first regions of the conductive line to form longitudinally-spaced conductive pillars that individually are in individual longitudinally-spaced second regions that longitudinally-alternate with the longitudinally-spaced first regions along the conductive line. The conductive pillars project vertically relative to the conductive material in the longitudinally-spaced and vertically-recessed first regions of the conductive line. Electronic components are formed directly above the conductive pillars. Individual of the electronic components are directly electrically coupled to individual of the conductive pillars. Additional methods, including structure independent of method, are disclosed. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11563011B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11563011B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11563011B23</originalsourceid><addsrcrecordid>eNrjZGjwzCtJTS9KLElNUUjOLEouzSwpqtRRyE3NzS-qRBUpychPUSgtBirMzFNIyy_KzcxLBzKxaU_MS8GlAd1kHgbWtMSc4lReKM3NoOjmGuLsoZtakB-fWlyQmJyal1oSHxpsaGhqZmxgaOhkZEyMGgCgsEoE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry</title><source>esp@cenet</source><creator>Borsari, Silvia ; Nair, Vinay ; Benson, Russell A ; Meyer, Ryan L ; Lee, Yi Fang</creator><creatorcontrib>Borsari, Silvia ; Nair, Vinay ; Benson, Russell A ; Meyer, Ryan L ; Lee, Yi Fang</creatorcontrib><description>A method used in forming integrated circuitry comprises forming conductive material over a substrate. The conductive material is patterned into a conductive line that is horizontally longitudinally elongated. The conductive material is vertically recessed in longitudinally-spaced first regions of the conductive line to form longitudinally-spaced conductive pillars that individually are in individual longitudinally-spaced second regions that longitudinally-alternate with the longitudinally-spaced first regions along the conductive line. The conductive pillars project vertically relative to the conductive material in the longitudinally-spaced and vertically-recessed first regions of the conductive line. Electronic components are formed directly above the conductive pillars. Individual of the electronic components are directly electrically coupled to individual of the conductive pillars. Additional methods, including structure independent of method, are disclosed.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230124&DB=EPODOC&CC=US&NR=11563011B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230124&DB=EPODOC&CC=US&NR=11563011B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Borsari, Silvia</creatorcontrib><creatorcontrib>Nair, Vinay</creatorcontrib><creatorcontrib>Benson, Russell A</creatorcontrib><creatorcontrib>Meyer, Ryan L</creatorcontrib><creatorcontrib>Lee, Yi Fang</creatorcontrib><title>Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry</title><description>A method used in forming integrated circuitry comprises forming conductive material over a substrate. The conductive material is patterned into a conductive line that is horizontally longitudinally elongated. The conductive material is vertically recessed in longitudinally-spaced first regions of the conductive line to form longitudinally-spaced conductive pillars that individually are in individual longitudinally-spaced second regions that longitudinally-alternate with the longitudinally-spaced first regions along the conductive line. The conductive pillars project vertically relative to the conductive material in the longitudinally-spaced and vertically-recessed first regions of the conductive line. Electronic components are formed directly above the conductive pillars. Individual of the electronic components are directly electrically coupled to individual of the conductive pillars. Additional methods, including structure independent of method, are disclosed.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZGjwzCtJTS9KLElNUUjOLEouzSwpqtRRyE3NzS-qRBUpychPUSgtBirMzFNIyy_KzcxLBzKxaU_MS8GlAd1kHgbWtMSc4lReKM3NoOjmGuLsoZtakB-fWlyQmJyal1oSHxpsaGhqZmxgaOhkZEyMGgCgsEoE</recordid><startdate>20230124</startdate><enddate>20230124</enddate><creator>Borsari, Silvia</creator><creator>Nair, Vinay</creator><creator>Benson, Russell A</creator><creator>Meyer, Ryan L</creator><creator>Lee, Yi Fang</creator><scope>EVB</scope></search><sort><creationdate>20230124</creationdate><title>Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry</title><author>Borsari, Silvia ; Nair, Vinay ; Benson, Russell A ; Meyer, Ryan L ; Lee, Yi Fang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11563011B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Borsari, Silvia</creatorcontrib><creatorcontrib>Nair, Vinay</creatorcontrib><creatorcontrib>Benson, Russell A</creatorcontrib><creatorcontrib>Meyer, Ryan L</creatorcontrib><creatorcontrib>Lee, Yi Fang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Borsari, Silvia</au><au>Nair, Vinay</au><au>Benson, Russell A</au><au>Meyer, Ryan L</au><au>Lee, Yi Fang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry</title><date>2023-01-24</date><risdate>2023</risdate><abstract>A method used in forming integrated circuitry comprises forming conductive material over a substrate. The conductive material is patterned into a conductive line that is horizontally longitudinally elongated. The conductive material is vertically recessed in longitudinally-spaced first regions of the conductive line to form longitudinally-spaced conductive pillars that individually are in individual longitudinally-spaced second regions that longitudinally-alternate with the longitudinally-spaced first regions along the conductive line. The conductive pillars project vertically relative to the conductive material in the longitudinally-spaced and vertically-recessed first regions of the conductive line. Electronic components are formed directly above the conductive pillars. Individual of the electronic components are directly electrically coupled to individual of the conductive pillars. Additional methods, including structure independent of method, are disclosed.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US11563011B2 |
source | esp@cenet |
subjects | ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES |
title | Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T18%3A09%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Borsari,%20Silvia&rft.date=2023-01-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11563011B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |