Simultaneous write and search operation in a content addressable memory
A ternary content addressable memory (TCAM) device comprising an input interface having a first input for receiving first data and a second input for receiving second data; and a memory configured to write the first data into an address selected row of the memory at the same time that a comparison i...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Deshpande, Chetan Garg, Ritesh Jedhe, Gajanan Sahebrao Narvekar, Gaurang Prabhakar |
| description | A ternary content addressable memory (TCAM) device comprising an input interface having a first input for receiving first data and a second input for receiving second data; and a memory configured to write the first data into an address selected row of the memory at the same time that a comparison is performed between the second data and at least one other row of the memory different from the address selected row. More particularly, the input interface may further have a third input for receiving a search enable signal and a fourth input for receiving a write enable signal, wherein the memory is configured to write the first data and perform the comparison in response to assertion of the search enable signal at the same time as assertion of the write enable signal. An associated method is also provided. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11557328B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11557328B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11557328B23</originalsourceid><addsrcrecordid>eNqNyjsOwjAQBUA3FAi4w3IAiiSKoAbx6QN1tNgPxZK9tuyNELen4QBU08zSXAcf56AsSHOld_EKYnFUwcVOlDIKq09CXojJJlGIEjtXUCs_AygipvJZm8WLQ8Xm58psL-f76bZDTiNqZguBjo-hafp-37WHY9v9c76b1DR2</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Simultaneous write and search operation in a content addressable memory</title><source>esp@cenet</source><creator>Deshpande, Chetan ; Garg, Ritesh ; Jedhe, Gajanan Sahebrao ; Narvekar, Gaurang Prabhakar</creator><creatorcontrib>Deshpande, Chetan ; Garg, Ritesh ; Jedhe, Gajanan Sahebrao ; Narvekar, Gaurang Prabhakar</creatorcontrib><description>A ternary content addressable memory (TCAM) device comprising an input interface having a first input for receiving first data and a second input for receiving second data; and a memory configured to write the first data into an address selected row of the memory at the same time that a comparison is performed between the second data and at least one other row of the memory different from the address selected row. More particularly, the input interface may further have a third input for receiving a search enable signal and a fourth input for receiving a write enable signal, wherein the memory is configured to write the first data and perform the comparison in response to assertion of the search enable signal at the same time as assertion of the write enable signal. An associated method is also provided.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230117&DB=EPODOC&CC=US&NR=11557328B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230117&DB=EPODOC&CC=US&NR=11557328B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Deshpande, Chetan</creatorcontrib><creatorcontrib>Garg, Ritesh</creatorcontrib><creatorcontrib>Jedhe, Gajanan Sahebrao</creatorcontrib><creatorcontrib>Narvekar, Gaurang Prabhakar</creatorcontrib><title>Simultaneous write and search operation in a content addressable memory</title><description>A ternary content addressable memory (TCAM) device comprising an input interface having a first input for receiving first data and a second input for receiving second data; and a memory configured to write the first data into an address selected row of the memory at the same time that a comparison is performed between the second data and at least one other row of the memory different from the address selected row. More particularly, the input interface may further have a third input for receiving a search enable signal and a fourth input for receiving a write enable signal, wherein the memory is configured to write the first data and perform the comparison in response to assertion of the search enable signal at the same time as assertion of the write enable signal. An associated method is also provided.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjsOwjAQBUA3FAi4w3IAiiSKoAbx6QN1tNgPxZK9tuyNELen4QBU08zSXAcf56AsSHOld_EKYnFUwcVOlDIKq09CXojJJlGIEjtXUCs_AygipvJZm8WLQ8Xm58psL-f76bZDTiNqZguBjo-hafp-37WHY9v9c76b1DR2</recordid><startdate>20230117</startdate><enddate>20230117</enddate><creator>Deshpande, Chetan</creator><creator>Garg, Ritesh</creator><creator>Jedhe, Gajanan Sahebrao</creator><creator>Narvekar, Gaurang Prabhakar</creator><scope>EVB</scope></search><sort><creationdate>20230117</creationdate><title>Simultaneous write and search operation in a content addressable memory</title><author>Deshpande, Chetan ; Garg, Ritesh ; Jedhe, Gajanan Sahebrao ; Narvekar, Gaurang Prabhakar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11557328B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Deshpande, Chetan</creatorcontrib><creatorcontrib>Garg, Ritesh</creatorcontrib><creatorcontrib>Jedhe, Gajanan Sahebrao</creatorcontrib><creatorcontrib>Narvekar, Gaurang Prabhakar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Deshpande, Chetan</au><au>Garg, Ritesh</au><au>Jedhe, Gajanan Sahebrao</au><au>Narvekar, Gaurang Prabhakar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Simultaneous write and search operation in a content addressable memory</title><date>2023-01-17</date><risdate>2023</risdate><abstract>A ternary content addressable memory (TCAM) device comprising an input interface having a first input for receiving first data and a second input for receiving second data; and a memory configured to write the first data into an address selected row of the memory at the same time that a comparison is performed between the second data and at least one other row of the memory different from the address selected row. More particularly, the input interface may further have a third input for receiving a search enable signal and a fourth input for receiving a write enable signal, wherein the memory is configured to write the first data and perform the comparison in response to assertion of the search enable signal at the same time as assertion of the write enable signal. An associated method is also provided.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11557328B2 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Simultaneous write and search operation in a content addressable memory |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T14%3A07%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Deshpande,%20Chetan&rft.date=2023-01-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11557328B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |