Semiconductor cell blocks having non-integer multiple of cell heights
A semiconductor cell block includes a series of layers arranged in a stack. The layers include one or more first layers each having a first height and one or more second layers each having a second height. The second height is larger than the first height, and the second height is a non-integer mult...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Abaya, Tanya Sengupta, Rwik Hong, Joon Goo Gerousis, Vassilios Rodder, Mark S Traynor, Kevin Palle, Dharmendar |
| description | A semiconductor cell block includes a series of layers arranged in a stack. The layers include one or more first layers each having a first height and one or more second layers each having a second height. The second height is larger than the first height, and the second height is a non-integer multiple of the first height. The semiconductor cell block also includes a first semiconductor logic cell having a first cell height in one of the series of layers, and a second semiconductor logic cell having a second cell height in one of the series of layers. The second cell height is larger than the first cell height, and the second cell height is a non-integer value multiple of the first cell height. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11552067B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11552067B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11552067B23</originalsourceid><addsrcrecordid>eNqNyrEOgjAQBuAuDkZ9h_MBSASD7hqMOzqTWn9o43HX0OLzO-gDOH3LtzRNizE4lefssk7kwEwPVvdK5O07yECiUgTJGDDROHMOkUHaf6tHGHxOa7PoLSdsfq7M9tLcztcCUTukaB0Eubu3ZVnX1e5wPFX7f84HEqgzgw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor cell blocks having non-integer multiple of cell heights</title><source>esp@cenet</source><creator>Abaya, Tanya ; Sengupta, Rwik ; Hong, Joon Goo ; Gerousis, Vassilios ; Rodder, Mark S ; Traynor, Kevin ; Palle, Dharmendar</creator><creatorcontrib>Abaya, Tanya ; Sengupta, Rwik ; Hong, Joon Goo ; Gerousis, Vassilios ; Rodder, Mark S ; Traynor, Kevin ; Palle, Dharmendar</creatorcontrib><description>A semiconductor cell block includes a series of layers arranged in a stack. The layers include one or more first layers each having a first height and one or more second layers each having a second height. The second height is larger than the first height, and the second height is a non-integer multiple of the first height. The semiconductor cell block also includes a first semiconductor logic cell having a first cell height in one of the series of layers, and a second semiconductor logic cell having a second cell height in one of the series of layers. The second cell height is larger than the first cell height, and the second cell height is a non-integer value multiple of the first cell height.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230110&DB=EPODOC&CC=US&NR=11552067B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230110&DB=EPODOC&CC=US&NR=11552067B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Abaya, Tanya</creatorcontrib><creatorcontrib>Sengupta, Rwik</creatorcontrib><creatorcontrib>Hong, Joon Goo</creatorcontrib><creatorcontrib>Gerousis, Vassilios</creatorcontrib><creatorcontrib>Rodder, Mark S</creatorcontrib><creatorcontrib>Traynor, Kevin</creatorcontrib><creatorcontrib>Palle, Dharmendar</creatorcontrib><title>Semiconductor cell blocks having non-integer multiple of cell heights</title><description>A semiconductor cell block includes a series of layers arranged in a stack. The layers include one or more first layers each having a first height and one or more second layers each having a second height. The second height is larger than the first height, and the second height is a non-integer multiple of the first height. The semiconductor cell block also includes a first semiconductor logic cell having a first cell height in one of the series of layers, and a second semiconductor logic cell having a second cell height in one of the series of layers. The second cell height is larger than the first cell height, and the second cell height is a non-integer value multiple of the first cell height.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEOgjAQBuAuDkZ9h_MBSASD7hqMOzqTWn9o43HX0OLzO-gDOH3LtzRNizE4lefssk7kwEwPVvdK5O07yECiUgTJGDDROHMOkUHaf6tHGHxOa7PoLSdsfq7M9tLcztcCUTukaB0Eubu3ZVnX1e5wPFX7f84HEqgzgw</recordid><startdate>20230110</startdate><enddate>20230110</enddate><creator>Abaya, Tanya</creator><creator>Sengupta, Rwik</creator><creator>Hong, Joon Goo</creator><creator>Gerousis, Vassilios</creator><creator>Rodder, Mark S</creator><creator>Traynor, Kevin</creator><creator>Palle, Dharmendar</creator><scope>EVB</scope></search><sort><creationdate>20230110</creationdate><title>Semiconductor cell blocks having non-integer multiple of cell heights</title><author>Abaya, Tanya ; Sengupta, Rwik ; Hong, Joon Goo ; Gerousis, Vassilios ; Rodder, Mark S ; Traynor, Kevin ; Palle, Dharmendar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11552067B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Abaya, Tanya</creatorcontrib><creatorcontrib>Sengupta, Rwik</creatorcontrib><creatorcontrib>Hong, Joon Goo</creatorcontrib><creatorcontrib>Gerousis, Vassilios</creatorcontrib><creatorcontrib>Rodder, Mark S</creatorcontrib><creatorcontrib>Traynor, Kevin</creatorcontrib><creatorcontrib>Palle, Dharmendar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Abaya, Tanya</au><au>Sengupta, Rwik</au><au>Hong, Joon Goo</au><au>Gerousis, Vassilios</au><au>Rodder, Mark S</au><au>Traynor, Kevin</au><au>Palle, Dharmendar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor cell blocks having non-integer multiple of cell heights</title><date>2023-01-10</date><risdate>2023</risdate><abstract>A semiconductor cell block includes a series of layers arranged in a stack. The layers include one or more first layers each having a first height and one or more second layers each having a second height. The second height is larger than the first height, and the second height is a non-integer multiple of the first height. The semiconductor cell block also includes a first semiconductor logic cell having a first cell height in one of the series of layers, and a second semiconductor logic cell having a second cell height in one of the series of layers. The second cell height is larger than the first cell height, and the second cell height is a non-integer value multiple of the first cell height.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11552067B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES |
| title | Semiconductor cell blocks having non-integer multiple of cell heights |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T23%3A35%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Abaya,%20Tanya&rft.date=2023-01-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11552067B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |