Semiconductor device

A semiconductor device is provided. A semiconductor device includes: a first semiconductor layer having an N-type conductivity; and a second semiconductor layer that is formed on the first semiconductor layer, wherein an active region is defined in the first semiconductor layer and the second semico...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Han, Sangtae, Lee, Jaegil
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Han, Sangtae
Lee, Jaegil
description A semiconductor device is provided. A semiconductor device includes: a first semiconductor layer having an N-type conductivity; and a second semiconductor layer that is formed on the first semiconductor layer, wherein an active region is defined in the first semiconductor layer and the second semiconductor layer, the active region includes a plurality of first P pillars and a plurality of first N pillars alternately arranged along a first direction, in the active region, an upper pillar region including an upper region of the plurality of first P pillars and an upper region of the plurality of first N pillars, a lower pillar region including a lower region of the plurality of first P pillars and a lower region of the plurality of first N pillars, and a middle pillar region formed between the upper pillar region and the lower pillar region are defined, the entire charge amount of the upper pillar region is greater than the entire charge amount of the lower pillar region, and a P-type charge amount is greater than an N-type charge amount in the upper pillar region, while the N-type charge amount is greater than the P-charge amount in the lower pillar region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11489042B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11489042B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11489042B23</originalsourceid><addsrcrecordid>eNrjZBAJTs3NTM7PSylNLskvUkhJLctMTuVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGJhaWBiZGTkbGxKgBAGOTIRg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device</title><source>esp@cenet</source><creator>Han, Sangtae ; Lee, Jaegil</creator><creatorcontrib>Han, Sangtae ; Lee, Jaegil</creatorcontrib><description>A semiconductor device is provided. A semiconductor device includes: a first semiconductor layer having an N-type conductivity; and a second semiconductor layer that is formed on the first semiconductor layer, wherein an active region is defined in the first semiconductor layer and the second semiconductor layer, the active region includes a plurality of first P pillars and a plurality of first N pillars alternately arranged along a first direction, in the active region, an upper pillar region including an upper region of the plurality of first P pillars and an upper region of the plurality of first N pillars, a lower pillar region including a lower region of the plurality of first P pillars and a lower region of the plurality of first N pillars, and a middle pillar region formed between the upper pillar region and the lower pillar region are defined, the entire charge amount of the upper pillar region is greater than the entire charge amount of the lower pillar region, and a P-type charge amount is greater than an N-type charge amount in the upper pillar region, while the N-type charge amount is greater than the P-charge amount in the lower pillar region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221101&amp;DB=EPODOC&amp;CC=US&amp;NR=11489042B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221101&amp;DB=EPODOC&amp;CC=US&amp;NR=11489042B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Han, Sangtae</creatorcontrib><creatorcontrib>Lee, Jaegil</creatorcontrib><title>Semiconductor device</title><description>A semiconductor device is provided. A semiconductor device includes: a first semiconductor layer having an N-type conductivity; and a second semiconductor layer that is formed on the first semiconductor layer, wherein an active region is defined in the first semiconductor layer and the second semiconductor layer, the active region includes a plurality of first P pillars and a plurality of first N pillars alternately arranged along a first direction, in the active region, an upper pillar region including an upper region of the plurality of first P pillars and an upper region of the plurality of first N pillars, a lower pillar region including a lower region of the plurality of first P pillars and a lower region of the plurality of first N pillars, and a middle pillar region formed between the upper pillar region and the lower pillar region are defined, the entire charge amount of the upper pillar region is greater than the entire charge amount of the lower pillar region, and a P-type charge amount is greater than an N-type charge amount in the upper pillar region, while the N-type charge amount is greater than the P-charge amount in the lower pillar region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJTs3NTM7PSylNLskvUkhJLctMTuVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGJhaWBiZGTkbGxKgBAGOTIRg</recordid><startdate>20221101</startdate><enddate>20221101</enddate><creator>Han, Sangtae</creator><creator>Lee, Jaegil</creator><scope>EVB</scope></search><sort><creationdate>20221101</creationdate><title>Semiconductor device</title><author>Han, Sangtae ; Lee, Jaegil</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11489042B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Han, Sangtae</creatorcontrib><creatorcontrib>Lee, Jaegil</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Han, Sangtae</au><au>Lee, Jaegil</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device</title><date>2022-11-01</date><risdate>2022</risdate><abstract>A semiconductor device is provided. A semiconductor device includes: a first semiconductor layer having an N-type conductivity; and a second semiconductor layer that is formed on the first semiconductor layer, wherein an active region is defined in the first semiconductor layer and the second semiconductor layer, the active region includes a plurality of first P pillars and a plurality of first N pillars alternately arranged along a first direction, in the active region, an upper pillar region including an upper region of the plurality of first P pillars and an upper region of the plurality of first N pillars, a lower pillar region including a lower region of the plurality of first P pillars and a lower region of the plurality of first N pillars, and a middle pillar region formed between the upper pillar region and the lower pillar region are defined, the entire charge amount of the upper pillar region is greater than the entire charge amount of the lower pillar region, and a P-type charge amount is greater than an N-type charge amount in the upper pillar region, while the N-type charge amount is greater than the P-charge amount in the lower pillar region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11489042B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T01%3A23%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Han,%20Sangtae&rft.date=2022-11-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11489042B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true