Semiconductor device and method for fabricating the semiconductor device

Disclosed is a semiconductor device with improved electrical characteristics and a method for fabricating the same, and the method may include forming an alternating stack in which dielectric layers and sacrificial layers are alternately stacked on a substrate, forming a first through portion in the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kwon, Il-Young, Yoo, Dong-Chul, Bin, Jin-Ho, Byeon, Hye-Hyeon
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kwon, Il-Young
Yoo, Dong-Chul
Bin, Jin-Ho
Byeon, Hye-Hyeon
description Disclosed is a semiconductor device with improved electrical characteristics and a method for fabricating the same, and the method may include forming an alternating stack in which dielectric layers and sacrificial layers are alternately stacked on a substrate, forming a first through portion in the alternating stack, etching first portions of the sacrificial layers through the first through portion, to form lateral recesses between the dielectric layers, forming charge trapping layers isolated in the lateral recesses, forming a second through portion by etching the alternating stack in which second portions of the sacrificial layers remain, removing the second portions of the sacrificial layers through the second through portion, to form gate recesses that expose non-flat surfaces of the charge trapping layers, flattening the non-flat surfaces of the charge trapping layers, and forming a gate electrode that fills the gate recesses.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11393839B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11393839B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11393839B23</originalsourceid><addsrcrecordid>eNrjZPAITs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE0tychPUUgDiqYlJhVlJieWZOalK5RkpCoUY9HDw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkviQ4MNDY0tjS2MLZ2MjIlRAwDVNzTh</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and method for fabricating the semiconductor device</title><source>esp@cenet</source><creator>Kwon, Il-Young ; Yoo, Dong-Chul ; Bin, Jin-Ho ; Byeon, Hye-Hyeon</creator><creatorcontrib>Kwon, Il-Young ; Yoo, Dong-Chul ; Bin, Jin-Ho ; Byeon, Hye-Hyeon</creatorcontrib><description>Disclosed is a semiconductor device with improved electrical characteristics and a method for fabricating the same, and the method may include forming an alternating stack in which dielectric layers and sacrificial layers are alternately stacked on a substrate, forming a first through portion in the alternating stack, etching first portions of the sacrificial layers through the first through portion, to form lateral recesses between the dielectric layers, forming charge trapping layers isolated in the lateral recesses, forming a second through portion by etching the alternating stack in which second portions of the sacrificial layers remain, removing the second portions of the sacrificial layers through the second through portion, to form gate recesses that expose non-flat surfaces of the charge trapping layers, flattening the non-flat surfaces of the charge trapping layers, and forming a gate electrode that fills the gate recesses.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220719&amp;DB=EPODOC&amp;CC=US&amp;NR=11393839B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220719&amp;DB=EPODOC&amp;CC=US&amp;NR=11393839B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kwon, Il-Young</creatorcontrib><creatorcontrib>Yoo, Dong-Chul</creatorcontrib><creatorcontrib>Bin, Jin-Ho</creatorcontrib><creatorcontrib>Byeon, Hye-Hyeon</creatorcontrib><title>Semiconductor device and method for fabricating the semiconductor device</title><description>Disclosed is a semiconductor device with improved electrical characteristics and a method for fabricating the same, and the method may include forming an alternating stack in which dielectric layers and sacrificial layers are alternately stacked on a substrate, forming a first through portion in the alternating stack, etching first portions of the sacrificial layers through the first through portion, to form lateral recesses between the dielectric layers, forming charge trapping layers isolated in the lateral recesses, forming a second through portion by etching the alternating stack in which second portions of the sacrificial layers remain, removing the second portions of the sacrificial layers through the second through portion, to form gate recesses that expose non-flat surfaces of the charge trapping layers, flattening the non-flat surfaces of the charge trapping layers, and forming a gate electrode that fills the gate recesses.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAITs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE0tychPUUgDiqYlJhVlJieWZOalK5RkpCoUY9HDw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkviQ4MNDY0tjS2MLZ2MjIlRAwDVNzTh</recordid><startdate>20220719</startdate><enddate>20220719</enddate><creator>Kwon, Il-Young</creator><creator>Yoo, Dong-Chul</creator><creator>Bin, Jin-Ho</creator><creator>Byeon, Hye-Hyeon</creator><scope>EVB</scope></search><sort><creationdate>20220719</creationdate><title>Semiconductor device and method for fabricating the semiconductor device</title><author>Kwon, Il-Young ; Yoo, Dong-Chul ; Bin, Jin-Ho ; Byeon, Hye-Hyeon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11393839B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Kwon, Il-Young</creatorcontrib><creatorcontrib>Yoo, Dong-Chul</creatorcontrib><creatorcontrib>Bin, Jin-Ho</creatorcontrib><creatorcontrib>Byeon, Hye-Hyeon</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kwon, Il-Young</au><au>Yoo, Dong-Chul</au><au>Bin, Jin-Ho</au><au>Byeon, Hye-Hyeon</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and method for fabricating the semiconductor device</title><date>2022-07-19</date><risdate>2022</risdate><abstract>Disclosed is a semiconductor device with improved electrical characteristics and a method for fabricating the same, and the method may include forming an alternating stack in which dielectric layers and sacrificial layers are alternately stacked on a substrate, forming a first through portion in the alternating stack, etching first portions of the sacrificial layers through the first through portion, to form lateral recesses between the dielectric layers, forming charge trapping layers isolated in the lateral recesses, forming a second through portion by etching the alternating stack in which second portions of the sacrificial layers remain, removing the second portions of the sacrificial layers through the second through portion, to form gate recesses that expose non-flat surfaces of the charge trapping layers, flattening the non-flat surfaces of the charge trapping layers, and forming a gate electrode that fills the gate recesses.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11393839B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device and method for fabricating the semiconductor device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T00%3A39%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kwon,%20Il-Young&rft.date=2022-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11393839B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true