Vehicle control system validation technique and validation device, and control device
In the present invention, control feasibility in a vehicle control system architecture is efficiently determined by performing determination based on control feasibility in a physical element based on a converted parameter when a logical architecture is arranged in a physical architecture. The prese...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Sakurai, Kohei Narisawa, Fumio Otsuka, Satoshi |
| description | In the present invention, control feasibility in a vehicle control system architecture is efficiently determined by performing determination based on control feasibility in a physical element based on a converted parameter when a logical architecture is arranged in a physical architecture. The present invention includes: an arrangement unit 101 that arranges a logical architecture 601, which includes a linkage of each of logical functions and an execution time constraint of the linkage, in a physical architecture 300; a delay time calculation unit 104 that calculates a processing delay time based on a converted parameter when the logical architecture 601 is arranged in the physical architecture 300; and a verification unit 102 that verifies whether a total of the processing delay time satisfies the execution time constraint. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11372442B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11372442B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11372442B23</originalsourceid><addsrcrecordid>eNrjZAgNS83ITM5JVUjOzyspys9RKK4sLknNVShLzMlMSSzJzM9TKElNzsjLLCxNVUjMS0GWSEkty0xO1QELw7RDxHgYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSXxosKGhsbmRiYmRk5ExMWoAEVI5lQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Vehicle control system validation technique and validation device, and control device</title><source>esp@cenet</source><creator>Sakurai, Kohei ; Narisawa, Fumio ; Otsuka, Satoshi</creator><creatorcontrib>Sakurai, Kohei ; Narisawa, Fumio ; Otsuka, Satoshi</creatorcontrib><description>In the present invention, control feasibility in a vehicle control system architecture is efficiently determined by performing determination based on control feasibility in a physical element based on a converted parameter when a logical architecture is arranged in a physical architecture. The present invention includes: an arrangement unit 101 that arranges a logical architecture 601, which includes a linkage of each of logical functions and an execution time constraint of the linkage, in a physical architecture 300; a delay time calculation unit 104 that calculates a processing delay time based on a converted parameter when the logical architecture 601 is arranged in the physical architecture 300; and a verification unit 102 that verifies whether a total of the processing delay time satisfies the execution time constraint.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220628&DB=EPODOC&CC=US&NR=11372442B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220628&DB=EPODOC&CC=US&NR=11372442B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sakurai, Kohei</creatorcontrib><creatorcontrib>Narisawa, Fumio</creatorcontrib><creatorcontrib>Otsuka, Satoshi</creatorcontrib><title>Vehicle control system validation technique and validation device, and control device</title><description>In the present invention, control feasibility in a vehicle control system architecture is efficiently determined by performing determination based on control feasibility in a physical element based on a converted parameter when a logical architecture is arranged in a physical architecture. The present invention includes: an arrangement unit 101 that arranges a logical architecture 601, which includes a linkage of each of logical functions and an execution time constraint of the linkage, in a physical architecture 300; a delay time calculation unit 104 that calculates a processing delay time based on a converted parameter when the logical architecture 601 is arranged in the physical architecture 300; and a verification unit 102 that verifies whether a total of the processing delay time satisfies the execution time constraint.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgNS83ITM5JVUjOzyspys9RKK4sLknNVShLzMlMSSzJzM9TKElNzsjLLCxNVUjMS0GWSEkty0xO1QELw7RDxHgYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSXxosKGhsbmRiYmRk5ExMWoAEVI5lQ</recordid><startdate>20220628</startdate><enddate>20220628</enddate><creator>Sakurai, Kohei</creator><creator>Narisawa, Fumio</creator><creator>Otsuka, Satoshi</creator><scope>EVB</scope></search><sort><creationdate>20220628</creationdate><title>Vehicle control system validation technique and validation device, and control device</title><author>Sakurai, Kohei ; Narisawa, Fumio ; Otsuka, Satoshi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11372442B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Sakurai, Kohei</creatorcontrib><creatorcontrib>Narisawa, Fumio</creatorcontrib><creatorcontrib>Otsuka, Satoshi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sakurai, Kohei</au><au>Narisawa, Fumio</au><au>Otsuka, Satoshi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Vehicle control system validation technique and validation device, and control device</title><date>2022-06-28</date><risdate>2022</risdate><abstract>In the present invention, control feasibility in a vehicle control system architecture is efficiently determined by performing determination based on control feasibility in a physical element based on a converted parameter when a logical architecture is arranged in a physical architecture. The present invention includes: an arrangement unit 101 that arranges a logical architecture 601, which includes a linkage of each of logical functions and an execution time constraint of the linkage, in a physical architecture 300; a delay time calculation unit 104 that calculates a processing delay time based on a converted parameter when the logical architecture 601 is arranged in the physical architecture 300; and a verification unit 102 that verifies whether a total of the processing delay time satisfies the execution time constraint.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11372442B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | Vehicle control system validation technique and validation device, and control device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T17%3A10%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sakurai,%20Kohei&rft.date=2022-06-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11372442B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |