Analog arithmetic unit

The present disclosure describes a mixed signal arithmetic logic unit configured to use a combination of analog processing elements and digital processing elements in a cohesive manner. Depending on the signals and the data received for processing, the analog processing elements and digital processi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Simar, Jr., Laurence Ray, Frantz, Gene Alan, Welsh, Erik James, Linder, Peter
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Simar, Jr., Laurence Ray
Frantz, Gene Alan
Welsh, Erik James
Linder, Peter
description The present disclosure describes a mixed signal arithmetic logic unit configured to use a combination of analog processing elements and digital processing elements in a cohesive manner. Depending on the signals and the data received for processing, the analog processing elements and digital processing elements may be used separately, independently or in combination to optimize computational results and the performance of the mixed signal arithmetic logic unit.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11347478B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11347478B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11347478B23</originalsourceid><addsrcrecordid>eNrjZBBzzEvMyU9XSCzKLMnITS3JTFYozcss4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhobGJuYm5hZORsbEqAEAoiAhsw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Analog arithmetic unit</title><source>esp@cenet</source><creator>Simar, Jr., Laurence Ray ; Frantz, Gene Alan ; Welsh, Erik James ; Linder, Peter</creator><creatorcontrib>Simar, Jr., Laurence Ray ; Frantz, Gene Alan ; Welsh, Erik James ; Linder, Peter</creatorcontrib><description>The present disclosure describes a mixed signal arithmetic logic unit configured to use a combination of analog processing elements and digital processing elements in a cohesive manner. Depending on the signals and the data received for processing, the analog processing elements and digital processing elements may be used separately, independently or in combination to optimize computational results and the performance of the mixed signal arithmetic logic unit.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; HYBRID COMPUTING ARRANGEMENTS ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220531&amp;DB=EPODOC&amp;CC=US&amp;NR=11347478B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220531&amp;DB=EPODOC&amp;CC=US&amp;NR=11347478B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Simar, Jr., Laurence Ray</creatorcontrib><creatorcontrib>Frantz, Gene Alan</creatorcontrib><creatorcontrib>Welsh, Erik James</creatorcontrib><creatorcontrib>Linder, Peter</creatorcontrib><title>Analog arithmetic unit</title><description>The present disclosure describes a mixed signal arithmetic logic unit configured to use a combination of analog processing elements and digital processing elements in a cohesive manner. Depending on the signals and the data received for processing, the analog processing elements and digital processing elements may be used separately, independently or in combination to optimize computational results and the performance of the mixed signal arithmetic logic unit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>HYBRID COMPUTING ARRANGEMENTS</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBzzEvMyU9XSCzKLMnITS3JTFYozcss4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhobGJuYm5hZORsbEqAEAoiAhsw</recordid><startdate>20220531</startdate><enddate>20220531</enddate><creator>Simar, Jr., Laurence Ray</creator><creator>Frantz, Gene Alan</creator><creator>Welsh, Erik James</creator><creator>Linder, Peter</creator><scope>EVB</scope></search><sort><creationdate>20220531</creationdate><title>Analog arithmetic unit</title><author>Simar, Jr., Laurence Ray ; Frantz, Gene Alan ; Welsh, Erik James ; Linder, Peter</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11347478B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>HYBRID COMPUTING ARRANGEMENTS</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Simar, Jr., Laurence Ray</creatorcontrib><creatorcontrib>Frantz, Gene Alan</creatorcontrib><creatorcontrib>Welsh, Erik James</creatorcontrib><creatorcontrib>Linder, Peter</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Simar, Jr., Laurence Ray</au><au>Frantz, Gene Alan</au><au>Welsh, Erik James</au><au>Linder, Peter</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Analog arithmetic unit</title><date>2022-05-31</date><risdate>2022</risdate><abstract>The present disclosure describes a mixed signal arithmetic logic unit configured to use a combination of analog processing elements and digital processing elements in a cohesive manner. Depending on the signals and the data received for processing, the analog processing elements and digital processing elements may be used separately, independently or in combination to optimize computational results and the performance of the mixed signal arithmetic logic unit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11347478B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
HYBRID COMPUTING ARRANGEMENTS
PHYSICS
title Analog arithmetic unit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T17%3A35%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Simar,%20Jr.,%20Laurence%20Ray&rft.date=2022-05-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11347478B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true