Dual oscillator partial-networking controller area network clock generator using a precision resistor reference

An electronic circuit includes a first pin corresponding to a reference signal and a second pin corresponding to an external resistor, the external resistor being connected on a first side to the second pin and connected on a second side to ground. The apparatus also includes a first oscillator havi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Rogers, Steven H, Glenn, Jack L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Rogers, Steven H
Glenn, Jack L
description An electronic circuit includes a first pin corresponding to a reference signal and a second pin corresponding to an external resistor, the external resistor being connected on a first side to the second pin and connected on a second side to ground. The apparatus also includes a first oscillator having a first frequency loop configured to: receive, via the first pin, the reference signal; receive, via the second pin, a current associated with voltage applied to the external resistor; and lock a first frequency output at a frequency associated with the reference signal. The apparatus also includes a second oscillator having a second frequency loop configured to: receive the first frequency output; scale the frequency of the first frequency output; and lock a second frequency output at the scaled frequency of the first frequency output.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11323126B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11323126B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11323126B13</originalsourceid><addsrcrecordid>eNqNjEEKwkAMRbtxIeod4gG6mBY8gFZxr65LCGkZGiZDMsXra6UHcPUX772_rbSbUUCdoggWNchoJaLUictbbYppBNJUTEXYAI0RVgQkShOMnNh-6eyLjZCNKXrUBMYefUHGAxsn4n21GVCcD-vuquPt-rzca87as2ek713pX48Q2qYNzekc2n-cD8AyREk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Dual oscillator partial-networking controller area network clock generator using a precision resistor reference</title><source>esp@cenet</source><creator>Rogers, Steven H ; Glenn, Jack L</creator><creatorcontrib>Rogers, Steven H ; Glenn, Jack L</creatorcontrib><description>An electronic circuit includes a first pin corresponding to a reference signal and a second pin corresponding to an external resistor, the external resistor being connected on a first side to the second pin and connected on a second side to ground. The apparatus also includes a first oscillator having a first frequency loop configured to: receive, via the first pin, the reference signal; receive, via the second pin, a current associated with voltage applied to the external resistor; and lock a first frequency output at a frequency associated with the reference signal. The apparatus also includes a second oscillator having a second frequency loop configured to: receive the first frequency output; scale the frequency of the first frequency output; and lock a second frequency output at the scaled frequency of the first frequency output.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220503&amp;DB=EPODOC&amp;CC=US&amp;NR=11323126B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220503&amp;DB=EPODOC&amp;CC=US&amp;NR=11323126B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Rogers, Steven H</creatorcontrib><creatorcontrib>Glenn, Jack L</creatorcontrib><title>Dual oscillator partial-networking controller area network clock generator using a precision resistor reference</title><description>An electronic circuit includes a first pin corresponding to a reference signal and a second pin corresponding to an external resistor, the external resistor being connected on a first side to the second pin and connected on a second side to ground. The apparatus also includes a first oscillator having a first frequency loop configured to: receive, via the first pin, the reference signal; receive, via the second pin, a current associated with voltage applied to the external resistor; and lock a first frequency output at a frequency associated with the reference signal. The apparatus also includes a second oscillator having a second frequency loop configured to: receive the first frequency output; scale the frequency of the first frequency output; and lock a second frequency output at the scaled frequency of the first frequency output.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwkAMRbtxIeod4gG6mBY8gFZxr65LCGkZGiZDMsXra6UHcPUX772_rbSbUUCdoggWNchoJaLUictbbYppBNJUTEXYAI0RVgQkShOMnNh-6eyLjZCNKXrUBMYefUHGAxsn4n21GVCcD-vuquPt-rzca87as2ek713pX48Q2qYNzekc2n-cD8AyREk</recordid><startdate>20220503</startdate><enddate>20220503</enddate><creator>Rogers, Steven H</creator><creator>Glenn, Jack L</creator><scope>EVB</scope></search><sort><creationdate>20220503</creationdate><title>Dual oscillator partial-networking controller area network clock generator using a precision resistor reference</title><author>Rogers, Steven H ; Glenn, Jack L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11323126B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Rogers, Steven H</creatorcontrib><creatorcontrib>Glenn, Jack L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rogers, Steven H</au><au>Glenn, Jack L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Dual oscillator partial-networking controller area network clock generator using a precision resistor reference</title><date>2022-05-03</date><risdate>2022</risdate><abstract>An electronic circuit includes a first pin corresponding to a reference signal and a second pin corresponding to an external resistor, the external resistor being connected on a first side to the second pin and connected on a second side to ground. The apparatus also includes a first oscillator having a first frequency loop configured to: receive, via the first pin, the reference signal; receive, via the second pin, a current associated with voltage applied to the external resistor; and lock a first frequency output at a frequency associated with the reference signal. The apparatus also includes a second oscillator having a second frequency loop configured to: receive the first frequency output; scale the frequency of the first frequency output; and lock a second frequency output at the scaled frequency of the first frequency output.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11323126B1
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
title Dual oscillator partial-networking controller area network clock generator using a precision resistor reference
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T13%3A28%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Rogers,%20Steven%20H&rft.date=2022-05-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11323126B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true