Methods of forming metal gates
A method includes removing a dummy gate structure formed over a first fin and a second fin, forming an interfacial layer in the first trench and the second trench, forming a first high-k dielectric layer over the interfacial layer in the first trench and the second trench, removing the first high-k...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Tzeng, Ju-Yuan Chang, Shih-Hsun Xu, Wei-Ze Wang, Shu-Hui Chen, Yueh-Yi Huang, Ju-Li Chiang, Hsin-Che |
| description | A method includes removing a dummy gate structure formed over a first fin and a second fin, forming an interfacial layer in the first trench and the second trench, forming a first high-k dielectric layer over the interfacial layer in the first trench and the second trench, removing the first high-k dielectric layer in the second trench, forming a self-assembled monolayer over the first high-k dielectric layer in the first trench, forming a second high-k dielectric layer over the self-assembled monolayer in the first trench and over the interfacial layer in the second trench, forming a work function metal layer in the first and the second trenches, and forming a bulk conductive layer over the work function metal layer in the first and the second trenches. In some embodiments, the first high-k dielectric layer includes lanthanum and oxygen. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11295990B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11295990B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11295990B23</originalsourceid><addsrcrecordid>eNrjZJDzTS3JyE8pVshPU0jLL8rNzEtXyE0tScxRSE8sSS3mYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhkaWppaWBk5GxsSoAQDpGiSD</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of forming metal gates</title><source>esp@cenet</source><creator>Tzeng, Ju-Yuan ; Chang, Shih-Hsun ; Xu, Wei-Ze ; Wang, Shu-Hui ; Chen, Yueh-Yi ; Huang, Ju-Li ; Chiang, Hsin-Che</creator><creatorcontrib>Tzeng, Ju-Yuan ; Chang, Shih-Hsun ; Xu, Wei-Ze ; Wang, Shu-Hui ; Chen, Yueh-Yi ; Huang, Ju-Li ; Chiang, Hsin-Che</creatorcontrib><description>A method includes removing a dummy gate structure formed over a first fin and a second fin, forming an interfacial layer in the first trench and the second trench, forming a first high-k dielectric layer over the interfacial layer in the first trench and the second trench, removing the first high-k dielectric layer in the second trench, forming a self-assembled monolayer over the first high-k dielectric layer in the first trench, forming a second high-k dielectric layer over the self-assembled monolayer in the first trench and over the interfacial layer in the second trench, forming a work function metal layer in the first and the second trenches, and forming a bulk conductive layer over the work function metal layer in the first and the second trenches. In some embodiments, the first high-k dielectric layer includes lanthanum and oxygen.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220405&DB=EPODOC&CC=US&NR=11295990B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220405&DB=EPODOC&CC=US&NR=11295990B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tzeng, Ju-Yuan</creatorcontrib><creatorcontrib>Chang, Shih-Hsun</creatorcontrib><creatorcontrib>Xu, Wei-Ze</creatorcontrib><creatorcontrib>Wang, Shu-Hui</creatorcontrib><creatorcontrib>Chen, Yueh-Yi</creatorcontrib><creatorcontrib>Huang, Ju-Li</creatorcontrib><creatorcontrib>Chiang, Hsin-Che</creatorcontrib><title>Methods of forming metal gates</title><description>A method includes removing a dummy gate structure formed over a first fin and a second fin, forming an interfacial layer in the first trench and the second trench, forming a first high-k dielectric layer over the interfacial layer in the first trench and the second trench, removing the first high-k dielectric layer in the second trench, forming a self-assembled monolayer over the first high-k dielectric layer in the first trench, forming a second high-k dielectric layer over the self-assembled monolayer in the first trench and over the interfacial layer in the second trench, forming a work function metal layer in the first and the second trenches, and forming a bulk conductive layer over the work function metal layer in the first and the second trenches. In some embodiments, the first high-k dielectric layer includes lanthanum and oxygen.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJDzTS3JyE8pVshPU0jLL8rNzEtXyE0tScxRSE8sSS3mYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhkaWppaWBk5GxsSoAQDpGiSD</recordid><startdate>20220405</startdate><enddate>20220405</enddate><creator>Tzeng, Ju-Yuan</creator><creator>Chang, Shih-Hsun</creator><creator>Xu, Wei-Ze</creator><creator>Wang, Shu-Hui</creator><creator>Chen, Yueh-Yi</creator><creator>Huang, Ju-Li</creator><creator>Chiang, Hsin-Che</creator><scope>EVB</scope></search><sort><creationdate>20220405</creationdate><title>Methods of forming metal gates</title><author>Tzeng, Ju-Yuan ; Chang, Shih-Hsun ; Xu, Wei-Ze ; Wang, Shu-Hui ; Chen, Yueh-Yi ; Huang, Ju-Li ; Chiang, Hsin-Che</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11295990B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Tzeng, Ju-Yuan</creatorcontrib><creatorcontrib>Chang, Shih-Hsun</creatorcontrib><creatorcontrib>Xu, Wei-Ze</creatorcontrib><creatorcontrib>Wang, Shu-Hui</creatorcontrib><creatorcontrib>Chen, Yueh-Yi</creatorcontrib><creatorcontrib>Huang, Ju-Li</creatorcontrib><creatorcontrib>Chiang, Hsin-Che</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tzeng, Ju-Yuan</au><au>Chang, Shih-Hsun</au><au>Xu, Wei-Ze</au><au>Wang, Shu-Hui</au><au>Chen, Yueh-Yi</au><au>Huang, Ju-Li</au><au>Chiang, Hsin-Che</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of forming metal gates</title><date>2022-04-05</date><risdate>2022</risdate><abstract>A method includes removing a dummy gate structure formed over a first fin and a second fin, forming an interfacial layer in the first trench and the second trench, forming a first high-k dielectric layer over the interfacial layer in the first trench and the second trench, removing the first high-k dielectric layer in the second trench, forming a self-assembled monolayer over the first high-k dielectric layer in the first trench, forming a second high-k dielectric layer over the self-assembled monolayer in the first trench and over the interfacial layer in the second trench, forming a work function metal layer in the first and the second trenches, and forming a bulk conductive layer over the work function metal layer in the first and the second trenches. In some embodiments, the first high-k dielectric layer includes lanthanum and oxygen.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11295990B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Methods of forming metal gates |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T10%3A46%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tzeng,%20Ju-Yuan&rft.date=2022-04-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11295990B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |