Buried word line of a dynamic random access memory and method for fabricating the same

A method for fabricating buried word line of a dynamic random access memory (DRAM) includes the steps of: forming a trench in a substrate; forming a first conductive layer in the trench; forming a second conductive layer on the first conductive layer, in which the second conductive layer above the s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Wu, Chia-Chen, Chen, Tzu-Chieh, Tsai, Chih-Chieh, Chang, Kai-Jiun, Chen, Yi-Wei, Huang, Yi-An, Cheng, Tsun-Min, Chen, Pin-Hong
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Wu, Chia-Chen
Chen, Tzu-Chieh
Tsai, Chih-Chieh
Chang, Kai-Jiun
Chen, Yi-Wei
Huang, Yi-An
Cheng, Tsun-Min
Chen, Pin-Hong
description A method for fabricating buried word line of a dynamic random access memory (DRAM) includes the steps of: forming a trench in a substrate; forming a first conductive layer in the trench; forming a second conductive layer on the first conductive layer, in which the second conductive layer above the substrate and the second conductive layer below the substrate comprise different thickness; and forming a third conductive layer on the second conductive layer to fill the trench.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11251187B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11251187B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11251187B23</originalsourceid><addsrcrecordid>eNqNijsOwjAQBdNQIOAOjwNQOAhBHQSi59NGi70mlmJvtDZCuT0pOADVjEYzrx7NWwM7fEQd-pAY4kFwY6IYLJSSkwiylnNG5Cg6YmqTlk4cvCg8PTVYKiG9UDpGpsjLauapz7z6cVGtz6fb8bLhQVrOA1lOXNr71Zh6Z8xh39Tbf54vr6845w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Buried word line of a dynamic random access memory and method for fabricating the same</title><source>esp@cenet</source><creator>Wu, Chia-Chen ; Chen, Tzu-Chieh ; Tsai, Chih-Chieh ; Chang, Kai-Jiun ; Chen, Yi-Wei ; Huang, Yi-An ; Cheng, Tsun-Min ; Chen, Pin-Hong</creator><creatorcontrib>Wu, Chia-Chen ; Chen, Tzu-Chieh ; Tsai, Chih-Chieh ; Chang, Kai-Jiun ; Chen, Yi-Wei ; Huang, Yi-An ; Cheng, Tsun-Min ; Chen, Pin-Hong</creatorcontrib><description>A method for fabricating buried word line of a dynamic random access memory (DRAM) includes the steps of: forming a trench in a substrate; forming a first conductive layer in the trench; forming a second conductive layer on the first conductive layer, in which the second conductive layer above the substrate and the second conductive layer below the substrate comprise different thickness; and forming a third conductive layer on the second conductive layer to fill the trench.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220215&amp;DB=EPODOC&amp;CC=US&amp;NR=11251187B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220215&amp;DB=EPODOC&amp;CC=US&amp;NR=11251187B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wu, Chia-Chen</creatorcontrib><creatorcontrib>Chen, Tzu-Chieh</creatorcontrib><creatorcontrib>Tsai, Chih-Chieh</creatorcontrib><creatorcontrib>Chang, Kai-Jiun</creatorcontrib><creatorcontrib>Chen, Yi-Wei</creatorcontrib><creatorcontrib>Huang, Yi-An</creatorcontrib><creatorcontrib>Cheng, Tsun-Min</creatorcontrib><creatorcontrib>Chen, Pin-Hong</creatorcontrib><title>Buried word line of a dynamic random access memory and method for fabricating the same</title><description>A method for fabricating buried word line of a dynamic random access memory (DRAM) includes the steps of: forming a trench in a substrate; forming a first conductive layer in the trench; forming a second conductive layer on the first conductive layer, in which the second conductive layer above the substrate and the second conductive layer below the substrate comprise different thickness; and forming a third conductive layer on the second conductive layer to fill the trench.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNijsOwjAQBdNQIOAOjwNQOAhBHQSi59NGi70mlmJvtDZCuT0pOADVjEYzrx7NWwM7fEQd-pAY4kFwY6IYLJSSkwiylnNG5Cg6YmqTlk4cvCg8PTVYKiG9UDpGpsjLauapz7z6cVGtz6fb8bLhQVrOA1lOXNr71Zh6Z8xh39Tbf54vr6845w</recordid><startdate>20220215</startdate><enddate>20220215</enddate><creator>Wu, Chia-Chen</creator><creator>Chen, Tzu-Chieh</creator><creator>Tsai, Chih-Chieh</creator><creator>Chang, Kai-Jiun</creator><creator>Chen, Yi-Wei</creator><creator>Huang, Yi-An</creator><creator>Cheng, Tsun-Min</creator><creator>Chen, Pin-Hong</creator><scope>EVB</scope></search><sort><creationdate>20220215</creationdate><title>Buried word line of a dynamic random access memory and method for fabricating the same</title><author>Wu, Chia-Chen ; Chen, Tzu-Chieh ; Tsai, Chih-Chieh ; Chang, Kai-Jiun ; Chen, Yi-Wei ; Huang, Yi-An ; Cheng, Tsun-Min ; Chen, Pin-Hong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11251187B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Wu, Chia-Chen</creatorcontrib><creatorcontrib>Chen, Tzu-Chieh</creatorcontrib><creatorcontrib>Tsai, Chih-Chieh</creatorcontrib><creatorcontrib>Chang, Kai-Jiun</creatorcontrib><creatorcontrib>Chen, Yi-Wei</creatorcontrib><creatorcontrib>Huang, Yi-An</creatorcontrib><creatorcontrib>Cheng, Tsun-Min</creatorcontrib><creatorcontrib>Chen, Pin-Hong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wu, Chia-Chen</au><au>Chen, Tzu-Chieh</au><au>Tsai, Chih-Chieh</au><au>Chang, Kai-Jiun</au><au>Chen, Yi-Wei</au><au>Huang, Yi-An</au><au>Cheng, Tsun-Min</au><au>Chen, Pin-Hong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Buried word line of a dynamic random access memory and method for fabricating the same</title><date>2022-02-15</date><risdate>2022</risdate><abstract>A method for fabricating buried word line of a dynamic random access memory (DRAM) includes the steps of: forming a trench in a substrate; forming a first conductive layer in the trench; forming a second conductive layer on the first conductive layer, in which the second conductive layer above the substrate and the second conductive layer below the substrate comprise different thickness; and forming a third conductive layer on the second conductive layer to fill the trench.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11251187B2
source esp@cenet
subjects ELECTRICITY
title Buried word line of a dynamic random access memory and method for fabricating the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T00%3A15%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wu,%20Chia-Chen&rft.date=2022-02-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11251187B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true