Touch panel and manufacturing method thereof
The touch panel includes the substrate, the first touch sensing electrode, the second touch sensing electrode, and the insulating layer. A first peripheral wire and a second peripheral wire are located at a peripheral area of the substrate. A first touch sensing electrode layer includes a first port...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Hsiao, Chi-Fan Lien, Siou-Cheng Hsiao, Chung-Chin |
| description | The touch panel includes the substrate, the first touch sensing electrode, the second touch sensing electrode, and the insulating layer. A first peripheral wire and a second peripheral wire are located at a peripheral area of the substrate. A first touch sensing electrode layer includes a first portion of a patterned first metal nanowire layer. The peripheral area includes a co-etched conductive layer and a second portion of the patterned first metal nanowire layer. The conductive layer and the second portion of the patterned first metal nanowire layer have a co-etched surface. The second touch sensing electrode is formed above the insulating layer and is connected with the second peripheral wire. The insulating layer may be made of a low dielectric constant material. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11249605B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11249605B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11249605B23</originalsourceid><addsrcrecordid>eNrjZNAJyS9NzlAoSMxLzVFIzEtRyE3MK01LTC4pLcrMS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGRiaWZgamTkbGxKgBAJ2NKgc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Touch panel and manufacturing method thereof</title><source>esp@cenet</source><creator>Hsiao, Chi-Fan ; Lien, Siou-Cheng ; Hsiao, Chung-Chin</creator><creatorcontrib>Hsiao, Chi-Fan ; Lien, Siou-Cheng ; Hsiao, Chung-Chin</creatorcontrib><description>The touch panel includes the substrate, the first touch sensing electrode, the second touch sensing electrode, and the insulating layer. A first peripheral wire and a second peripheral wire are located at a peripheral area of the substrate. A first touch sensing electrode layer includes a first portion of a patterned first metal nanowire layer. The peripheral area includes a co-etched conductive layer and a second portion of the patterned first metal nanowire layer. The conductive layer and the second portion of the patterned first metal nanowire layer have a co-etched surface. The second touch sensing electrode is formed above the insulating layer and is connected with the second peripheral wire. The insulating layer may be made of a low dielectric constant material.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220215&DB=EPODOC&CC=US&NR=11249605B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220215&DB=EPODOC&CC=US&NR=11249605B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hsiao, Chi-Fan</creatorcontrib><creatorcontrib>Lien, Siou-Cheng</creatorcontrib><creatorcontrib>Hsiao, Chung-Chin</creatorcontrib><title>Touch panel and manufacturing method thereof</title><description>The touch panel includes the substrate, the first touch sensing electrode, the second touch sensing electrode, and the insulating layer. A first peripheral wire and a second peripheral wire are located at a peripheral area of the substrate. A first touch sensing electrode layer includes a first portion of a patterned first metal nanowire layer. The peripheral area includes a co-etched conductive layer and a second portion of the patterned first metal nanowire layer. The conductive layer and the second portion of the patterned first metal nanowire layer have a co-etched surface. The second touch sensing electrode is formed above the insulating layer and is connected with the second peripheral wire. The insulating layer may be made of a low dielectric constant material.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJyS9NzlAoSMxLzVFIzEtRyE3MK01LTC4pLcrMS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYaGRiaWZgamTkbGxKgBAJ2NKgc</recordid><startdate>20220215</startdate><enddate>20220215</enddate><creator>Hsiao, Chi-Fan</creator><creator>Lien, Siou-Cheng</creator><creator>Hsiao, Chung-Chin</creator><scope>EVB</scope></search><sort><creationdate>20220215</creationdate><title>Touch panel and manufacturing method thereof</title><author>Hsiao, Chi-Fan ; Lien, Siou-Cheng ; Hsiao, Chung-Chin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11249605B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Hsiao, Chi-Fan</creatorcontrib><creatorcontrib>Lien, Siou-Cheng</creatorcontrib><creatorcontrib>Hsiao, Chung-Chin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hsiao, Chi-Fan</au><au>Lien, Siou-Cheng</au><au>Hsiao, Chung-Chin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Touch panel and manufacturing method thereof</title><date>2022-02-15</date><risdate>2022</risdate><abstract>The touch panel includes the substrate, the first touch sensing electrode, the second touch sensing electrode, and the insulating layer. A first peripheral wire and a second peripheral wire are located at a peripheral area of the substrate. A first touch sensing electrode layer includes a first portion of a patterned first metal nanowire layer. The peripheral area includes a co-etched conductive layer and a second portion of the patterned first metal nanowire layer. The conductive layer and the second portion of the patterned first metal nanowire layer have a co-etched surface. The second touch sensing electrode is formed above the insulating layer and is connected with the second peripheral wire. The insulating layer may be made of a low dielectric constant material.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11249605B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Touch panel and manufacturing method thereof |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T03%3A13%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hsiao,%20Chi-Fan&rft.date=2022-02-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11249605B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |