Phase lock loop reference loss detection

Phase lock loop reference loss detection

In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fu, Wei, Ghotgalkar, Shailesh Ganapat, Das, Venkatseema
Format: Patent
Sprache:eng
Schlagworte:
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fu, Wei
Ghotgalkar, Shailesh Ganapat
Das, Venkatseema
description In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss detector generates an indication of a loss of the input reference signal in response to the feedback signal and at least two codes generated by the code generator.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11239847B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11239847B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11239847B23</originalsourceid><addsrcrecordid>eNrjZNAIyEgsTlXIyU_OBhL5BQpFqWmpRal5ySCx4mKFlNSS1OSSzPw8HgbWtMSc4lReKM3NoOjmGuLsoZtakB-fWlyQmJyal1oSHxpsaGhkbGlhYu5kZEyMGgDG-ihs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Phase lock loop reference loss detection</title><source>esp@cenet</source><creator>Fu, Wei ; Ghotgalkar, Shailesh Ganapat ; Das, Venkatseema</creator><creatorcontrib>Fu, Wei ; Ghotgalkar, Shailesh Ganapat ; Das, Venkatseema</creatorcontrib><description>In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss detector generates an indication of a loss of the input reference signal in response to the feedback signal and at least two codes generated by the code generator.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220201&amp;DB=EPODOC&amp;CC=US&amp;NR=11239847B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220201&amp;DB=EPODOC&amp;CC=US&amp;NR=11239847B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fu, Wei</creatorcontrib><creatorcontrib>Ghotgalkar, Shailesh Ganapat</creatorcontrib><creatorcontrib>Das, Venkatseema</creatorcontrib><title>Phase lock loop reference loss detection</title><description>In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss detector generates an indication of a loss of the input reference signal in response to the feedback signal and at least two codes generated by the code generator.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAIyEgsTlXIyU_OBhL5BQpFqWmpRal5ySCx4mKFlNSS1OSSzPw8HgbWtMSc4lReKM3NoOjmGuLsoZtakB-fWlyQmJyal1oSHxpsaGhkbGlhYu5kZEyMGgDG-ihs</recordid><startdate>20220201</startdate><enddate>20220201</enddate><creator>Fu, Wei</creator><creator>Ghotgalkar, Shailesh Ganapat</creator><creator>Das, Venkatseema</creator><scope>EVB</scope></search><sort><creationdate>20220201</creationdate><title>Phase lock loop reference loss detection</title><author>Fu, Wei ; Ghotgalkar, Shailesh Ganapat ; Das, Venkatseema</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11239847B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Fu, Wei</creatorcontrib><creatorcontrib>Ghotgalkar, Shailesh Ganapat</creatorcontrib><creatorcontrib>Das, Venkatseema</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fu, Wei</au><au>Ghotgalkar, Shailesh Ganapat</au><au>Das, Venkatseema</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Phase lock loop reference loss detection</title><date>2022-02-01</date><risdate>2022</risdate><abstract>In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss detector generates an indication of a loss of the input reference signal in response to the feedback signal and at least two codes generated by the code generator.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11239847B2
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title Phase lock loop reference loss detection
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T21%3A08%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fu,%20Wei&rft.date=2022-02-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11239847B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true