System for link management between multiple communication chips

Embodiments relate to an integrated circuit of an electronic device that coordinates activities with another integrated circuit of the electronic device. The integrated circuit includes an interface circuit and a processor circuit. The interface circuit communicates over a multi-drop bus connected t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sauer, Matthias, O'Shea, Helena Deirdre, Ramamurthi, Vijay Kumar, Paycher, Alon, Chen, Camille, Adler, Bernd W
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Sauer, Matthias
O'Shea, Helena Deirdre
Ramamurthi, Vijay Kumar
Paycher, Alon
Chen, Camille
Adler, Bernd W
description Embodiments relate to an integrated circuit of an electronic device that coordinates activities with another integrated circuit of the electronic device. The integrated circuit includes an interface circuit and a processor circuit. The interface circuit communicates over a multi-drop bus connected to multiple electronic components. The processor circuit receives an authorization request from the integrated circuit via the interface circuit and the multi-drop bus. The received authorization request relates to authorization to perform an activity on the other integrated circuit. In response to receiving the authorization request, the processor circuit determines whether the other integrated circuit is authorized to execute the activity. In response to determining that the other integrated circuit is authorized to execute the activity, the processor circuit sends, to the other integrated circuit over a configurable direct connection, an authorization signal authorizing the other integrated circuit to execute the activity.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11176069B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11176069B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11176069B23</originalsourceid><addsrcrecordid>eNrjZLAPriwuSc1VSMsvUsjJzMtWyE3MS0xPzU3NK1FISi0pT03NU8gtzSnJLMhJVUjOz80tzctMTizJzM9TSM7ILCjmYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhobmZgZmlk5GxsSoAQDWNjGy</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System for link management between multiple communication chips</title><source>esp@cenet</source><creator>Sauer, Matthias ; O'Shea, Helena Deirdre ; Ramamurthi, Vijay Kumar ; Paycher, Alon ; Chen, Camille ; Adler, Bernd W</creator><creatorcontrib>Sauer, Matthias ; O'Shea, Helena Deirdre ; Ramamurthi, Vijay Kumar ; Paycher, Alon ; Chen, Camille ; Adler, Bernd W</creatorcontrib><description>Embodiments relate to an integrated circuit of an electronic device that coordinates activities with another integrated circuit of the electronic device. The integrated circuit includes an interface circuit and a processor circuit. The interface circuit communicates over a multi-drop bus connected to multiple electronic components. The processor circuit receives an authorization request from the integrated circuit via the interface circuit and the multi-drop bus. The received authorization request relates to authorization to perform an activity on the other integrated circuit. In response to receiving the authorization request, the processor circuit determines whether the other integrated circuit is authorized to execute the activity. In response to determining that the other integrated circuit is authorized to execute the activity, the processor circuit sends, to the other integrated circuit over a configurable direct connection, an authorization signal authorizing the other integrated circuit to execute the activity.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211116&amp;DB=EPODOC&amp;CC=US&amp;NR=11176069B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211116&amp;DB=EPODOC&amp;CC=US&amp;NR=11176069B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sauer, Matthias</creatorcontrib><creatorcontrib>O'Shea, Helena Deirdre</creatorcontrib><creatorcontrib>Ramamurthi, Vijay Kumar</creatorcontrib><creatorcontrib>Paycher, Alon</creatorcontrib><creatorcontrib>Chen, Camille</creatorcontrib><creatorcontrib>Adler, Bernd W</creatorcontrib><title>System for link management between multiple communication chips</title><description>Embodiments relate to an integrated circuit of an electronic device that coordinates activities with another integrated circuit of the electronic device. The integrated circuit includes an interface circuit and a processor circuit. The interface circuit communicates over a multi-drop bus connected to multiple electronic components. The processor circuit receives an authorization request from the integrated circuit via the interface circuit and the multi-drop bus. The received authorization request relates to authorization to perform an activity on the other integrated circuit. In response to receiving the authorization request, the processor circuit determines whether the other integrated circuit is authorized to execute the activity. In response to determining that the other integrated circuit is authorized to execute the activity, the processor circuit sends, to the other integrated circuit over a configurable direct connection, an authorization signal authorizing the other integrated circuit to execute the activity.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAPriwuSc1VSMsvUsjJzMtWyE3MS0xPzU3NK1FISi0pT03NU8gtzSnJLMhJVUjOz80tzctMTizJzM9TSM7ILCjmYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhobmZgZmlk5GxsSoAQDWNjGy</recordid><startdate>20211116</startdate><enddate>20211116</enddate><creator>Sauer, Matthias</creator><creator>O'Shea, Helena Deirdre</creator><creator>Ramamurthi, Vijay Kumar</creator><creator>Paycher, Alon</creator><creator>Chen, Camille</creator><creator>Adler, Bernd W</creator><scope>EVB</scope></search><sort><creationdate>20211116</creationdate><title>System for link management between multiple communication chips</title><author>Sauer, Matthias ; O'Shea, Helena Deirdre ; Ramamurthi, Vijay Kumar ; Paycher, Alon ; Chen, Camille ; Adler, Bernd W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11176069B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Sauer, Matthias</creatorcontrib><creatorcontrib>O'Shea, Helena Deirdre</creatorcontrib><creatorcontrib>Ramamurthi, Vijay Kumar</creatorcontrib><creatorcontrib>Paycher, Alon</creatorcontrib><creatorcontrib>Chen, Camille</creatorcontrib><creatorcontrib>Adler, Bernd W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sauer, Matthias</au><au>O'Shea, Helena Deirdre</au><au>Ramamurthi, Vijay Kumar</au><au>Paycher, Alon</au><au>Chen, Camille</au><au>Adler, Bernd W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System for link management between multiple communication chips</title><date>2021-11-16</date><risdate>2021</risdate><abstract>Embodiments relate to an integrated circuit of an electronic device that coordinates activities with another integrated circuit of the electronic device. The integrated circuit includes an interface circuit and a processor circuit. The interface circuit communicates over a multi-drop bus connected to multiple electronic components. The processor circuit receives an authorization request from the integrated circuit via the interface circuit and the multi-drop bus. The received authorization request relates to authorization to perform an activity on the other integrated circuit. In response to receiving the authorization request, the processor circuit determines whether the other integrated circuit is authorized to execute the activity. In response to determining that the other integrated circuit is authorized to execute the activity, the processor circuit sends, to the other integrated circuit over a configurable direct connection, an authorization signal authorizing the other integrated circuit to execute the activity.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11176069B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System for link management between multiple communication chips
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T08%3A14%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sauer,%20Matthias&rft.date=2021-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11176069B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true