Integrated assemblies having voids along regions of gates, and methods of forming conductive structures

Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing seco...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Tang, Sanh D
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Tang, Sanh D
description Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing second side. A first conductive structure is adjacent to the first side and is operatively proximate the channel region to gatedly control coupling of the first and second source/drain regions through the channel region. A second conductive structure is adjacent to the second side and is spaced from the second side by an intervening region which includes a void. Some embodiments include methods of forming integrated assemblies.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11088142B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11088142B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11088142B23</originalsourceid><addsrcrecordid>eNqNizEOwjAQBNNQIOAPRw8SCRSpQSCogTo64o1jyfFFPifvJyAeQLWj1cw8s7eQYCMnGGJVdC_voNTy6IKlUZxRYi8TR1gnQUkaspOuG-JgqENqxXzfRmL3iWoJZqiTG0Ga4kRDhC6zWcNesfrtIltfzo_TdYteKmjPNQJS9bzn-a4s80NxLPb_OG_s80CI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated assemblies having voids along regions of gates, and methods of forming conductive structures</title><source>esp@cenet</source><creator>Tang, Sanh D</creator><creatorcontrib>Tang, Sanh D</creatorcontrib><description>Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing second side. A first conductive structure is adjacent to the first side and is operatively proximate the channel region to gatedly control coupling of the first and second source/drain regions through the channel region. A second conductive structure is adjacent to the second side and is spaced from the second side by an intervening region which includes a void. Some embodiments include methods of forming integrated assemblies.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210810&amp;DB=EPODOC&amp;CC=US&amp;NR=11088142B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210810&amp;DB=EPODOC&amp;CC=US&amp;NR=11088142B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tang, Sanh D</creatorcontrib><title>Integrated assemblies having voids along regions of gates, and methods of forming conductive structures</title><description>Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing second side. A first conductive structure is adjacent to the first side and is operatively proximate the channel region to gatedly control coupling of the first and second source/drain regions through the channel region. A second conductive structure is adjacent to the second side and is spaced from the second side by an intervening region which includes a void. Some embodiments include methods of forming integrated assemblies.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEOwjAQBNNQIOAPRw8SCRSpQSCogTo64o1jyfFFPifvJyAeQLWj1cw8s7eQYCMnGGJVdC_voNTy6IKlUZxRYi8TR1gnQUkaspOuG-JgqENqxXzfRmL3iWoJZqiTG0Ga4kRDhC6zWcNesfrtIltfzo_TdYteKmjPNQJS9bzn-a4s80NxLPb_OG_s80CI</recordid><startdate>20210810</startdate><enddate>20210810</enddate><creator>Tang, Sanh D</creator><scope>EVB</scope></search><sort><creationdate>20210810</creationdate><title>Integrated assemblies having voids along regions of gates, and methods of forming conductive structures</title><author>Tang, Sanh D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11088142B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Tang, Sanh D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tang, Sanh D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated assemblies having voids along regions of gates, and methods of forming conductive structures</title><date>2021-08-10</date><risdate>2021</risdate><abstract>Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing second side. A first conductive structure is adjacent to the first side and is operatively proximate the channel region to gatedly control coupling of the first and second source/drain regions through the channel region. A second conductive structure is adjacent to the second side and is spaced from the second side by an intervening region which includes a void. Some embodiments include methods of forming integrated assemblies.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11088142B2
source esp@cenet
subjects ELECTRICITY
title Integrated assemblies having voids along regions of gates, and methods of forming conductive structures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T16%3A30%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tang,%20Sanh%20D&rft.date=2021-08-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11088142B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true