Method, apparatus, and system for reducing pipeline stalls due to address translation misses

A method, apparatus, and system for reducing pipeline stalls due to address translation misses is presented. An apparatus comprises a memory access instruction pipeline, a translation lookaside buffer coupled to the memory access instruction pipeline, and a TLB miss queue coupled to both the TLB and...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Eibl, Patrick, Ghoshal, Pritha, Stempel, Brian, Rajagopalan, Ravi, Ray, David Scott, Choudhary, Niket, Speier, Thomas Philip
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!