Method, apparatus, and system for reducing pipeline stalls due to address translation misses
A method, apparatus, and system for reducing pipeline stalls due to address translation misses is presented. An apparatus comprises a memory access instruction pipeline, a translation lookaside buffer coupled to the memory access instruction pipeline, and a TLB miss queue coupled to both the TLB and...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Eibl, Patrick Ghoshal, Pritha Stempel, Brian Rajagopalan, Ravi Ray, David Scott Choudhary, Niket Speier, Thomas Philip |
| description | A method, apparatus, and system for reducing pipeline stalls due to address translation misses is presented. An apparatus comprises a memory access instruction pipeline, a translation lookaside buffer coupled to the memory access instruction pipeline, and a TLB miss queue coupled to both the TLB and the memory access instruction pipeline. The TLB miss queue is configured to selectively store a first memory access instruction that has been removed from the memory access instruction pipeline as a result of the first memory access instruction missing in the TLB along with information associated with the first memory access instruction. The TLB miss queue is further configured to reintroduce the first memory access instruction to the memory access instruction pipeline associated with a return of an address translation related to the first memory access instruction. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11061822B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11061822B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11061822B23</originalsourceid><addsrcrecordid>eNqNyrEOAUEUheFtFIJ3uHoSuxJRE6JRoZNsbsxZJpmdmcy5W3h7Cg-g-r_iH1f3M-yV3EI0Zy1qA7-MTvimoZcuFSlww8PHp2SfEXyE0DQEihsglkSdKyDFikYGNZ-i9J4Ep9Wo00DMfp1U8-Phuj8tkVMLZn0gwtrbpa5Xm3rbNLtm_c_zAa3cPA4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method, apparatus, and system for reducing pipeline stalls due to address translation misses</title><source>esp@cenet</source><creator>Eibl, Patrick ; Ghoshal, Pritha ; Stempel, Brian ; Rajagopalan, Ravi ; Ray, David Scott ; Choudhary, Niket ; Speier, Thomas Philip</creator><creatorcontrib>Eibl, Patrick ; Ghoshal, Pritha ; Stempel, Brian ; Rajagopalan, Ravi ; Ray, David Scott ; Choudhary, Niket ; Speier, Thomas Philip</creatorcontrib><description>A method, apparatus, and system for reducing pipeline stalls due to address translation misses is presented. An apparatus comprises a memory access instruction pipeline, a translation lookaside buffer coupled to the memory access instruction pipeline, and a TLB miss queue coupled to both the TLB and the memory access instruction pipeline. The TLB miss queue is configured to selectively store a first memory access instruction that has been removed from the memory access instruction pipeline as a result of the first memory access instruction missing in the TLB along with information associated with the first memory access instruction. The TLB miss queue is further configured to reintroduce the first memory access instruction to the memory access instruction pipeline associated with a return of an address translation related to the first memory access instruction.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210713&DB=EPODOC&CC=US&NR=11061822B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210713&DB=EPODOC&CC=US&NR=11061822B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Eibl, Patrick</creatorcontrib><creatorcontrib>Ghoshal, Pritha</creatorcontrib><creatorcontrib>Stempel, Brian</creatorcontrib><creatorcontrib>Rajagopalan, Ravi</creatorcontrib><creatorcontrib>Ray, David Scott</creatorcontrib><creatorcontrib>Choudhary, Niket</creatorcontrib><creatorcontrib>Speier, Thomas Philip</creatorcontrib><title>Method, apparatus, and system for reducing pipeline stalls due to address translation misses</title><description>A method, apparatus, and system for reducing pipeline stalls due to address translation misses is presented. An apparatus comprises a memory access instruction pipeline, a translation lookaside buffer coupled to the memory access instruction pipeline, and a TLB miss queue coupled to both the TLB and the memory access instruction pipeline. The TLB miss queue is configured to selectively store a first memory access instruction that has been removed from the memory access instruction pipeline as a result of the first memory access instruction missing in the TLB along with information associated with the first memory access instruction. The TLB miss queue is further configured to reintroduce the first memory access instruction to the memory access instruction pipeline associated with a return of an address translation related to the first memory access instruction.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEOAUEUheFtFIJ3uHoSuxJRE6JRoZNsbsxZJpmdmcy5W3h7Cg-g-r_iH1f3M-yV3EI0Zy1qA7-MTvimoZcuFSlww8PHp2SfEXyE0DQEihsglkSdKyDFikYGNZ-i9J4Ep9Wo00DMfp1U8-Phuj8tkVMLZn0gwtrbpa5Xm3rbNLtm_c_zAa3cPA4</recordid><startdate>20210713</startdate><enddate>20210713</enddate><creator>Eibl, Patrick</creator><creator>Ghoshal, Pritha</creator><creator>Stempel, Brian</creator><creator>Rajagopalan, Ravi</creator><creator>Ray, David Scott</creator><creator>Choudhary, Niket</creator><creator>Speier, Thomas Philip</creator><scope>EVB</scope></search><sort><creationdate>20210713</creationdate><title>Method, apparatus, and system for reducing pipeline stalls due to address translation misses</title><author>Eibl, Patrick ; Ghoshal, Pritha ; Stempel, Brian ; Rajagopalan, Ravi ; Ray, David Scott ; Choudhary, Niket ; Speier, Thomas Philip</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11061822B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Eibl, Patrick</creatorcontrib><creatorcontrib>Ghoshal, Pritha</creatorcontrib><creatorcontrib>Stempel, Brian</creatorcontrib><creatorcontrib>Rajagopalan, Ravi</creatorcontrib><creatorcontrib>Ray, David Scott</creatorcontrib><creatorcontrib>Choudhary, Niket</creatorcontrib><creatorcontrib>Speier, Thomas Philip</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Eibl, Patrick</au><au>Ghoshal, Pritha</au><au>Stempel, Brian</au><au>Rajagopalan, Ravi</au><au>Ray, David Scott</au><au>Choudhary, Niket</au><au>Speier, Thomas Philip</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method, apparatus, and system for reducing pipeline stalls due to address translation misses</title><date>2021-07-13</date><risdate>2021</risdate><abstract>A method, apparatus, and system for reducing pipeline stalls due to address translation misses is presented. An apparatus comprises a memory access instruction pipeline, a translation lookaside buffer coupled to the memory access instruction pipeline, and a TLB miss queue coupled to both the TLB and the memory access instruction pipeline. The TLB miss queue is configured to selectively store a first memory access instruction that has been removed from the memory access instruction pipeline as a result of the first memory access instruction missing in the TLB along with information associated with the first memory access instruction. The TLB miss queue is further configured to reintroduce the first memory access instruction to the memory access instruction pipeline associated with a return of an address translation related to the first memory access instruction.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US11061822B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Method, apparatus, and system for reducing pipeline stalls due to address translation misses |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T12%3A56%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Eibl,%20Patrick&rft.date=2021-07-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11061822B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |