System and method to enable fairness on multi-level arbitrations for switch architectures

In some embodiments, the invention involves using a weighted arbiter switch to provide fairness in passing input streams through a plurality of input ports to an output port. The weighted arbiter switches may be combined in a hierarchical architecture to enable routing through many levels of switche...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Penaranda Cebrian, Roberto, Cheng, Albert S, Mora Porta, Gaspar, Guim Bernat, Francesc, Parker, Michael A
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Penaranda Cebrian, Roberto
Cheng, Albert S
Mora Porta, Gaspar
Guim Bernat, Francesc
Parker, Michael A
description In some embodiments, the invention involves using a weighted arbiter switch to provide fairness in passing input streams through a plurality of input ports to an output port. The weighted arbiter switches may be combined in a hierarchical architecture to enable routing through many levels of switches. Each input port has an associated flow counter to count input stream traffic through the input port. An arbiter switch uses the flow counts and weights from arbiter switches at a lower level in the hierarchy to generate a fairly distributed routing of input streams through the output port. Other embodiments are described and claimed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11055247B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11055247B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11055247B23</originalsourceid><addsrcrecordid>eNqNyjEKwkAQRuE0FqLeYTxAwERDekWxjxZWYbL5wy5sdsPORPH2WngAqwcfb5k9mrcoRuLQ0wi1sSeNhMCdBw3sUoAIxUDj7NXlHk944tQ5TawuBqEhJpKXU2O_bqxTGJ0TZJ0tBvaCza-rbHs5307XHFNsIRMbBGh7b4piV1XloT6W-3-eDxGVO1I</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method to enable fairness on multi-level arbitrations for switch architectures</title><source>esp@cenet</source><creator>Penaranda Cebrian, Roberto ; Cheng, Albert S ; Mora Porta, Gaspar ; Guim Bernat, Francesc ; Parker, Michael A</creator><creatorcontrib>Penaranda Cebrian, Roberto ; Cheng, Albert S ; Mora Porta, Gaspar ; Guim Bernat, Francesc ; Parker, Michael A</creatorcontrib><description>In some embodiments, the invention involves using a weighted arbiter switch to provide fairness in passing input streams through a plurality of input ports to an output port. The weighted arbiter switches may be combined in a hierarchical architecture to enable routing through many levels of switches. Each input port has an associated flow counter to count input stream traffic through the input port. An arbiter switch uses the flow counts and weights from arbiter switches at a lower level in the hierarchy to generate a fairly distributed routing of input streams through the output port. Other embodiments are described and claimed.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210706&amp;DB=EPODOC&amp;CC=US&amp;NR=11055247B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210706&amp;DB=EPODOC&amp;CC=US&amp;NR=11055247B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Penaranda Cebrian, Roberto</creatorcontrib><creatorcontrib>Cheng, Albert S</creatorcontrib><creatorcontrib>Mora Porta, Gaspar</creatorcontrib><creatorcontrib>Guim Bernat, Francesc</creatorcontrib><creatorcontrib>Parker, Michael A</creatorcontrib><title>System and method to enable fairness on multi-level arbitrations for switch architectures</title><description>In some embodiments, the invention involves using a weighted arbiter switch to provide fairness in passing input streams through a plurality of input ports to an output port. The weighted arbiter switches may be combined in a hierarchical architecture to enable routing through many levels of switches. Each input port has an associated flow counter to count input stream traffic through the input port. An arbiter switch uses the flow counts and weights from arbiter switches at a lower level in the hierarchy to generate a fairly distributed routing of input streams through the output port. Other embodiments are described and claimed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwkAQRuE0FqLeYTxAwERDekWxjxZWYbL5wy5sdsPORPH2WngAqwcfb5k9mrcoRuLQ0wi1sSeNhMCdBw3sUoAIxUDj7NXlHk944tQ5TawuBqEhJpKXU2O_bqxTGJ0TZJ0tBvaCza-rbHs5307XHFNsIRMbBGh7b4piV1XloT6W-3-eDxGVO1I</recordid><startdate>20210706</startdate><enddate>20210706</enddate><creator>Penaranda Cebrian, Roberto</creator><creator>Cheng, Albert S</creator><creator>Mora Porta, Gaspar</creator><creator>Guim Bernat, Francesc</creator><creator>Parker, Michael A</creator><scope>EVB</scope></search><sort><creationdate>20210706</creationdate><title>System and method to enable fairness on multi-level arbitrations for switch architectures</title><author>Penaranda Cebrian, Roberto ; Cheng, Albert S ; Mora Porta, Gaspar ; Guim Bernat, Francesc ; Parker, Michael A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11055247B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Penaranda Cebrian, Roberto</creatorcontrib><creatorcontrib>Cheng, Albert S</creatorcontrib><creatorcontrib>Mora Porta, Gaspar</creatorcontrib><creatorcontrib>Guim Bernat, Francesc</creatorcontrib><creatorcontrib>Parker, Michael A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Penaranda Cebrian, Roberto</au><au>Cheng, Albert S</au><au>Mora Porta, Gaspar</au><au>Guim Bernat, Francesc</au><au>Parker, Michael A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method to enable fairness on multi-level arbitrations for switch architectures</title><date>2021-07-06</date><risdate>2021</risdate><abstract>In some embodiments, the invention involves using a weighted arbiter switch to provide fairness in passing input streams through a plurality of input ports to an output port. The weighted arbiter switches may be combined in a hierarchical architecture to enable routing through many levels of switches. Each input port has an associated flow counter to count input stream traffic through the input port. An arbiter switch uses the flow counts and weights from arbiter switches at a lower level in the hierarchy to generate a fairly distributed routing of input streams through the output port. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11055247B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title System and method to enable fairness on multi-level arbitrations for switch architectures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T01%3A21%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Penaranda%20Cebrian,%20Roberto&rft.date=2021-07-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11055247B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true