Computer system for performing adaptive interrupt control and method for controlling interrupt thereof

Computer system for performing adaptive interrupt control and method for controlling interrupt thereof

A computer system includes a host and a storage device. The host provides an input/output request (IO request). The storage device receives the IO request from the host and sends an interrupt informing input/output completion (IO completion) to the host after completing the IO request. The host adju...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kim, Seokhwan, Kim, Kyung Ho, Kim, Kyung-San, Lim, Jihyun, Shin, Seunguk
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kim, Seokhwan
Kim, Kyung Ho
Kim, Kyung-San
Lim, Jihyun
Shin, Seunguk
description A computer system includes a host and a storage device. The host provides an input/output request (IO request). The storage device receives the IO request from the host and sends an interrupt informing input/output completion (IO completion) to the host after completing the IO request. The host adjusts the number of generated interrupts of the storage device using the number of delayed IOs. The computer system may adaptively control interrupt generation of the storage device based on a load status of a CPU or the number of delayed IOs. The interrupt generation of the storage device may be adjusted to obtain a CPU gain without loss of performance or processing time of the computer system.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11023137B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11023137B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11023137B23</originalsourceid><addsrcrecordid>eNqNi7EKwjAQQLM4iPoP5wcIphncLYq7OpfQXGwgyR3JVfDvrVJwdXrweG-pfEuJR8EC9VUFE3gqwFgmpJAfYJ1lCU-EkKeojCzQU5ZCEWx2kFAGct9p1vFz_WIZsCD5tVp4GytuZq7U9ny6tZcdMnVY2faYUbr7Vet9Y7Q5HBvzT_MGNWFBFQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Computer system for performing adaptive interrupt control and method for controlling interrupt thereof</title><source>esp@cenet</source><creator>Kim, Seokhwan ; Kim, Kyung Ho ; Kim, Kyung-San ; Lim, Jihyun ; Shin, Seunguk</creator><creatorcontrib>Kim, Seokhwan ; Kim, Kyung Ho ; Kim, Kyung-San ; Lim, Jihyun ; Shin, Seunguk</creatorcontrib><description>A computer system includes a host and a storage device. The host provides an input/output request (IO request). The storage device receives the IO request from the host and sends an interrupt informing input/output completion (IO completion) to the host after completing the IO request. The host adjusts the number of generated interrupts of the storage device using the number of delayed IOs. The computer system may adaptively control interrupt generation of the storage device based on a load status of a CPU or the number of delayed IOs. The interrupt generation of the storage device may be adjusted to obtain a CPU gain without loss of performance or processing time of the computer system.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210601&amp;DB=EPODOC&amp;CC=US&amp;NR=11023137B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210601&amp;DB=EPODOC&amp;CC=US&amp;NR=11023137B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kim, Seokhwan</creatorcontrib><creatorcontrib>Kim, Kyung Ho</creatorcontrib><creatorcontrib>Kim, Kyung-San</creatorcontrib><creatorcontrib>Lim, Jihyun</creatorcontrib><creatorcontrib>Shin, Seunguk</creatorcontrib><title>Computer system for performing adaptive interrupt control and method for controlling interrupt thereof</title><description>A computer system includes a host and a storage device. The host provides an input/output request (IO request). The storage device receives the IO request from the host and sends an interrupt informing input/output completion (IO completion) to the host after completing the IO request. The host adjusts the number of generated interrupts of the storage device using the number of delayed IOs. The computer system may adaptively control interrupt generation of the storage device based on a load status of a CPU or the number of delayed IOs. The interrupt generation of the storage device may be adjusted to obtain a CPU gain without loss of performance or processing time of the computer system.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7EKwjAQQLM4iPoP5wcIphncLYq7OpfQXGwgyR3JVfDvrVJwdXrweG-pfEuJR8EC9VUFE3gqwFgmpJAfYJ1lCU-EkKeojCzQU5ZCEWx2kFAGct9p1vFz_WIZsCD5tVp4GytuZq7U9ny6tZcdMnVY2faYUbr7Vet9Y7Q5HBvzT_MGNWFBFQ</recordid><startdate>20210601</startdate><enddate>20210601</enddate><creator>Kim, Seokhwan</creator><creator>Kim, Kyung Ho</creator><creator>Kim, Kyung-San</creator><creator>Lim, Jihyun</creator><creator>Shin, Seunguk</creator><scope>EVB</scope></search><sort><creationdate>20210601</creationdate><title>Computer system for performing adaptive interrupt control and method for controlling interrupt thereof</title><author>Kim, Seokhwan ; Kim, Kyung Ho ; Kim, Kyung-San ; Lim, Jihyun ; Shin, Seunguk</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11023137B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Kim, Seokhwan</creatorcontrib><creatorcontrib>Kim, Kyung Ho</creatorcontrib><creatorcontrib>Kim, Kyung-San</creatorcontrib><creatorcontrib>Lim, Jihyun</creatorcontrib><creatorcontrib>Shin, Seunguk</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Seokhwan</au><au>Kim, Kyung Ho</au><au>Kim, Kyung-San</au><au>Lim, Jihyun</au><au>Shin, Seunguk</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Computer system for performing adaptive interrupt control and method for controlling interrupt thereof</title><date>2021-06-01</date><risdate>2021</risdate><abstract>A computer system includes a host and a storage device. The host provides an input/output request (IO request). The storage device receives the IO request from the host and sends an interrupt informing input/output completion (IO completion) to the host after completing the IO request. The host adjusts the number of generated interrupts of the storage device using the number of delayed IOs. The computer system may adaptively control interrupt generation of the storage device based on a load status of a CPU or the number of delayed IOs. The interrupt generation of the storage device may be adjusted to obtain a CPU gain without loss of performance or processing time of the computer system.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11023137B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Computer system for performing adaptive interrupt control and method for controlling interrupt thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T14%3A57%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kim,%20Seokhwan&rft.date=2021-06-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11023137B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true