Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware

Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware

A GPGPU-compatible architecture combines a coarse-grain reconfigurable fabric (CGRF) with a dynamic dataflow execution model to accelerate execution throughput of massively thread-parallel code. The CGRF distributes computation across a fabric of functional units. The compute operations are statical...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Etsion, Yoav, Voitsechov, Dani
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Etsion, Yoav
Voitsechov, Dani
description A GPGPU-compatible architecture combines a coarse-grain reconfigurable fabric (CGRF) with a dynamic dataflow execution model to accelerate execution throughput of massively thread-parallel code. The CGRF distributes computation across a fabric of functional units. The compute operations are statically mapped to functional units, and an interconnect is configured to transfer values between functional units.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US11003458B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US11003458B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US11003458B23</originalsourceid><addsrcrecordid>eNqNikEKwjAUBbNxIeodvgcotFaha6XiXt24Kd_0tQ3EJPwk6PHtwgO4GoaZpXq0H-icjHfkB-o5cRFY2FpYCuJH4VekOWrPElHMbhx6EmjvBjNm4acFsejJJOiUBTSx9G8WrNViYBux-XGltuf2droUCL5DDKzhkLr7tarKst4fmuOu_uf5AnqOO-M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware</title><source>esp@cenet</source><creator>Etsion, Yoav ; Voitsechov, Dani</creator><creatorcontrib>Etsion, Yoav ; Voitsechov, Dani</creatorcontrib><description>A GPGPU-compatible architecture combines a coarse-grain reconfigurable fabric (CGRF) with a dynamic dataflow execution model to accelerate execution throughput of massively thread-parallel code. The CGRF distributes computation across a fabric of functional units. The compute operations are statically mapped to functional units, and an interconnect is configured to transfer values between functional units.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210511&amp;DB=EPODOC&amp;CC=US&amp;NR=11003458B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210511&amp;DB=EPODOC&amp;CC=US&amp;NR=11003458B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Etsion, Yoav</creatorcontrib><creatorcontrib>Voitsechov, Dani</creatorcontrib><title>Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware</title><description>A GPGPU-compatible architecture combines a coarse-grain reconfigurable fabric (CGRF) with a dynamic dataflow execution model to accelerate execution throughput of massively thread-parallel code. The CGRF distributes computation across a fabric of functional units. The compute operations are statically mapped to functional units, and an interconnect is configured to transfer values between functional units.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNikEKwjAUBbNxIeodvgcotFaha6XiXt24Kd_0tQ3EJPwk6PHtwgO4GoaZpXq0H-icjHfkB-o5cRFY2FpYCuJH4VekOWrPElHMbhx6EmjvBjNm4acFsejJJOiUBTSx9G8WrNViYBux-XGltuf2droUCL5DDKzhkLr7tarKst4fmuOu_uf5AnqOO-M</recordid><startdate>20210511</startdate><enddate>20210511</enddate><creator>Etsion, Yoav</creator><creator>Voitsechov, Dani</creator><scope>EVB</scope></search><sort><creationdate>20210511</creationdate><title>Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware</title><author>Etsion, Yoav ; Voitsechov, Dani</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US11003458B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Etsion, Yoav</creatorcontrib><creatorcontrib>Voitsechov, Dani</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Etsion, Yoav</au><au>Voitsechov, Dani</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware</title><date>2021-05-11</date><risdate>2021</risdate><abstract>A GPGPU-compatible architecture combines a coarse-grain reconfigurable fabric (CGRF) with a dynamic dataflow execution model to accelerate execution throughput of massively thread-parallel code. The CGRF distributes computation across a fabric of functional units. The compute operations are statically mapped to functional units, and an interconnect is configured to transfer values between functional units.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US11003458B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T15%3A59%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Etsion,%20Yoav&rft.date=2021-05-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS11003458B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true