Semiconductor memory
A semiconductor memory includes a stack section comprising a first area including a plurality of first conductors and a plurality of first insulators alternately stacked in a first direction and memory cells, and a second area including respective end portions of the plurality of stacked first condu...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Sugisaki, Tsuyoshi |
| description | A semiconductor memory includes a stack section comprising a first area including a plurality of first conductors and a plurality of first insulators alternately stacked in a first direction and memory cells, and a second area including respective end portions of the plurality of stacked first conductors and the plurality of stacked first insulators, a plurality of contact plugs respectively reaching the plurality of first conductors in the second area, first and second supporting portions configured respectively to pass through the stack section in the first direction and arranged in a second direction, which crosses the first direction, in the second area, and a layer between respective adjacent first insulators, among the plurality of first insulators that are stacked, between the first supporting portion and the second supporting portion, wherein the layer is made of a material that is different from that of the first conductors. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10998332B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10998332B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10998332B23</originalsourceid><addsrcrecordid>eNrjZBAJTs3NTM7PSylNLskvUshNzc0vquRhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGlpYWxsZGTkbGxKgBAHM7IU0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor memory</title><source>esp@cenet</source><creator>Sugisaki, Tsuyoshi</creator><creatorcontrib>Sugisaki, Tsuyoshi</creatorcontrib><description>A semiconductor memory includes a stack section comprising a first area including a plurality of first conductors and a plurality of first insulators alternately stacked in a first direction and memory cells, and a second area including respective end portions of the plurality of stacked first conductors and the plurality of stacked first insulators, a plurality of contact plugs respectively reaching the plurality of first conductors in the second area, first and second supporting portions configured respectively to pass through the stack section in the first direction and arranged in a second direction, which crosses the first direction, in the second area, and a layer between respective adjacent first insulators, among the plurality of first insulators that are stacked, between the first supporting portion and the second supporting portion, wherein the layer is made of a material that is different from that of the first conductors.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210504&DB=EPODOC&CC=US&NR=10998332B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210504&DB=EPODOC&CC=US&NR=10998332B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sugisaki, Tsuyoshi</creatorcontrib><title>Semiconductor memory</title><description>A semiconductor memory includes a stack section comprising a first area including a plurality of first conductors and a plurality of first insulators alternately stacked in a first direction and memory cells, and a second area including respective end portions of the plurality of stacked first conductors and the plurality of stacked first insulators, a plurality of contact plugs respectively reaching the plurality of first conductors in the second area, first and second supporting portions configured respectively to pass through the stack section in the first direction and arranged in a second direction, which crosses the first direction, in the second area, and a layer between respective adjacent first insulators, among the plurality of first insulators that are stacked, between the first supporting portion and the second supporting portion, wherein the layer is made of a material that is different from that of the first conductors.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJTs3NTM7PSylNLskvUshNzc0vquRhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGlpYWxsZGTkbGxKgBAHM7IU0</recordid><startdate>20210504</startdate><enddate>20210504</enddate><creator>Sugisaki, Tsuyoshi</creator><scope>EVB</scope></search><sort><creationdate>20210504</creationdate><title>Semiconductor memory</title><author>Sugisaki, Tsuyoshi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10998332B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Sugisaki, Tsuyoshi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sugisaki, Tsuyoshi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor memory</title><date>2021-05-04</date><risdate>2021</risdate><abstract>A semiconductor memory includes a stack section comprising a first area including a plurality of first conductors and a plurality of first insulators alternately stacked in a first direction and memory cells, and a second area including respective end portions of the plurality of stacked first conductors and the plurality of stacked first insulators, a plurality of contact plugs respectively reaching the plurality of first conductors in the second area, first and second supporting portions configured respectively to pass through the stack section in the first direction and arranged in a second direction, which crosses the first direction, in the second area, and a layer between respective adjacent first insulators, among the plurality of first insulators that are stacked, between the first supporting portion and the second supporting portion, wherein the layer is made of a material that is different from that of the first conductors.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10998332B2 |
| source | esp@cenet |
| subjects | ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Semiconductor memory |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T04%3A22%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sugisaki,%20Tsuyoshi&rft.date=2021-05-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10998332B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |