Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same

A multi-tier three-dimensional memory array includes multiple alternating stacks of insulating layers and electrically conductive layers that are vertically stacked. Memory stack structures including memory films and semiconductor channels extend through the alternating stacks. The alternating stack...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Otsu, Yoshitaka, Ito, Koichi, Tanaka, Yoshinobu, Doda, Yashushi, Nozawa, Kei, Hojo, Naoto
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Otsu, Yoshitaka
Ito, Koichi
Tanaka, Yoshinobu
Doda, Yashushi
Nozawa, Kei
Hojo, Naoto
description A multi-tier three-dimensional memory array includes multiple alternating stacks of insulating layers and electrically conductive layers that are vertically stacked. Memory stack structures including memory films and semiconductor channels extend through the alternating stacks. The alternating stacks are formed as alternating stacks of insulating layers and sacrificial material layers, and are subsequently modified by replacing the sacrificial material layers with electrically conductive layers. Structural support during replacement of the sacrificial material layers with the electrically conductive layers is provided by the memory stack structures and dielectric support pillar structures. The dielectric support pillar structures may be formed only for a first-tier structure including a first-tier alternating stack of first insulating layers and first spacer material layers, or may vertically extend over multiple tiers. The dielectric support pillar structures may be formed before or after formation of stepped surfaces in the alternating stack.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10957706B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10957706B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10957706B23</originalsourceid><addsrcrecordid>eNqNjL0OAUEURrdRCN7heoBNFmGjJUSjQr2ZzHxrL_OXmbvE29vCA6hOc84ZF49zb4VLYSSSLgGlYQefOXhlycGF9CGDF2vQm6Ujw7DQklhT7mMMSSiytSplUt4MhXTBZGpDIqee7O_DFpSVw7QYtcpmzH6cFPPj4bo_lYihQY5Kw0Oa22VRbdd1XW12y9U_zhfjDUGs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same</title><source>esp@cenet</source><creator>Otsu, Yoshitaka ; Ito, Koichi ; Tanaka, Yoshinobu ; Doda, Yashushi ; Nozawa, Kei ; Hojo, Naoto</creator><creatorcontrib>Otsu, Yoshitaka ; Ito, Koichi ; Tanaka, Yoshinobu ; Doda, Yashushi ; Nozawa, Kei ; Hojo, Naoto</creatorcontrib><description>A multi-tier three-dimensional memory array includes multiple alternating stacks of insulating layers and electrically conductive layers that are vertically stacked. Memory stack structures including memory films and semiconductor channels extend through the alternating stacks. The alternating stacks are formed as alternating stacks of insulating layers and sacrificial material layers, and are subsequently modified by replacing the sacrificial material layers with electrically conductive layers. Structural support during replacement of the sacrificial material layers with the electrically conductive layers is provided by the memory stack structures and dielectric support pillar structures. The dielectric support pillar structures may be formed only for a first-tier structure including a first-tier alternating stack of first insulating layers and first spacer material layers, or may vertically extend over multiple tiers. The dielectric support pillar structures may be formed before or after formation of stepped surfaces in the alternating stack.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210323&amp;DB=EPODOC&amp;CC=US&amp;NR=10957706B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210323&amp;DB=EPODOC&amp;CC=US&amp;NR=10957706B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Otsu, Yoshitaka</creatorcontrib><creatorcontrib>Ito, Koichi</creatorcontrib><creatorcontrib>Tanaka, Yoshinobu</creatorcontrib><creatorcontrib>Doda, Yashushi</creatorcontrib><creatorcontrib>Nozawa, Kei</creatorcontrib><creatorcontrib>Hojo, Naoto</creatorcontrib><title>Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same</title><description>A multi-tier three-dimensional memory array includes multiple alternating stacks of insulating layers and electrically conductive layers that are vertically stacked. Memory stack structures including memory films and semiconductor channels extend through the alternating stacks. The alternating stacks are formed as alternating stacks of insulating layers and sacrificial material layers, and are subsequently modified by replacing the sacrificial material layers with electrically conductive layers. Structural support during replacement of the sacrificial material layers with the electrically conductive layers is provided by the memory stack structures and dielectric support pillar structures. The dielectric support pillar structures may be formed only for a first-tier structure including a first-tier alternating stack of first insulating layers and first spacer material layers, or may vertically extend over multiple tiers. The dielectric support pillar structures may be formed before or after formation of stepped surfaces in the alternating stack.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjL0OAUEURrdRCN7heoBNFmGjJUSjQr2ZzHxrL_OXmbvE29vCA6hOc84ZF49zb4VLYSSSLgGlYQefOXhlycGF9CGDF2vQm6Ujw7DQklhT7mMMSSiytSplUt4MhXTBZGpDIqee7O_DFpSVw7QYtcpmzH6cFPPj4bo_lYihQY5Kw0Oa22VRbdd1XW12y9U_zhfjDUGs</recordid><startdate>20210323</startdate><enddate>20210323</enddate><creator>Otsu, Yoshitaka</creator><creator>Ito, Koichi</creator><creator>Tanaka, Yoshinobu</creator><creator>Doda, Yashushi</creator><creator>Nozawa, Kei</creator><creator>Hojo, Naoto</creator><scope>EVB</scope></search><sort><creationdate>20210323</creationdate><title>Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same</title><author>Otsu, Yoshitaka ; Ito, Koichi ; Tanaka, Yoshinobu ; Doda, Yashushi ; Nozawa, Kei ; Hojo, Naoto</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10957706B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Otsu, Yoshitaka</creatorcontrib><creatorcontrib>Ito, Koichi</creatorcontrib><creatorcontrib>Tanaka, Yoshinobu</creatorcontrib><creatorcontrib>Doda, Yashushi</creatorcontrib><creatorcontrib>Nozawa, Kei</creatorcontrib><creatorcontrib>Hojo, Naoto</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Otsu, Yoshitaka</au><au>Ito, Koichi</au><au>Tanaka, Yoshinobu</au><au>Doda, Yashushi</au><au>Nozawa, Kei</au><au>Hojo, Naoto</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same</title><date>2021-03-23</date><risdate>2021</risdate><abstract>A multi-tier three-dimensional memory array includes multiple alternating stacks of insulating layers and electrically conductive layers that are vertically stacked. Memory stack structures including memory films and semiconductor channels extend through the alternating stacks. The alternating stacks are formed as alternating stacks of insulating layers and sacrificial material layers, and are subsequently modified by replacing the sacrificial material layers with electrically conductive layers. Structural support during replacement of the sacrificial material layers with the electrically conductive layers is provided by the memory stack structures and dielectric support pillar structures. The dielectric support pillar structures may be formed only for a first-tier structure including a first-tier alternating stack of first insulating layers and first spacer material layers, or may vertically extend over multiple tiers. The dielectric support pillar structures may be formed before or after formation of stepped surfaces in the alternating stack.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10957706B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T07%3A59%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Otsu,%20Yoshitaka&rft.date=2021-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10957706B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true