Vector processor to operate on variable length vectors using graphics processing instructions

A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of el...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Hoane, Arthur Joseph, Glossner, C. John, Moudgill, Mayan, Nacer, Gary J, Kalashnikov, Vitaly, Agrawal, Sitij
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Hoane, Arthur Joseph Glossner, C. John Moudgill, Mayan Nacer, Gary J Kalashnikov, Vitaly Agrawal, Sitij
description	A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more graphics processing instructions. The computer processor may be implemented as a monolithic integrated circuit.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10922267B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10922267B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10922267B23</originalsourceid><addsrcrecordid>eNqNi7sKAjEQRdNYiPoP4wcIGkGxVRR7H50sYxizgZAJM7P7_T7Q3uoeDucO3e1KwVigCgdSfZExcCVBI-ACPUrCeybIVKK10H9yhU5TiRAFa5uC_u5vl4qadMESFx27wQOz0uS7Izc97M-744wqN6QVAxWy5nJazDfe-9V665f_NE-EAz2M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Vector processor to operate on variable length vectors using graphics processing instructions</title><source>esp@cenet</source><creator>Hoane, Arthur Joseph ; Glossner, C. John ; Moudgill, Mayan ; Nacer, Gary J ; Kalashnikov, Vitaly ; Agrawal, Sitij</creator><creatorcontrib>Hoane, Arthur Joseph ; Glossner, C. John ; Moudgill, Mayan ; Nacer, Gary J ; Kalashnikov, Vitaly ; Agrawal, Sitij</creatorcontrib><description>A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more graphics processing instructions. The computer processor may be implemented as a monolithic integrated circuit.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210216&DB=EPODOC&CC=US&NR=10922267B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210216&DB=EPODOC&CC=US&NR=10922267B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hoane, Arthur Joseph</creatorcontrib><creatorcontrib>Glossner, C. John</creatorcontrib><creatorcontrib>Moudgill, Mayan</creatorcontrib><creatorcontrib>Nacer, Gary J</creatorcontrib><creatorcontrib>Kalashnikov, Vitaly</creatorcontrib><creatorcontrib>Agrawal, Sitij</creatorcontrib><title>Vector processor to operate on variable length vectors using graphics processing instructions</title><description>A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more graphics processing instructions. The computer processor may be implemented as a monolithic integrated circuit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7sKAjEQRdNYiPoP4wcIGkGxVRR7H50sYxizgZAJM7P7_T7Q3uoeDucO3e1KwVigCgdSfZExcCVBI-ACPUrCeybIVKK10H9yhU5TiRAFa5uC_u5vl4qadMESFx27wQOz0uS7Izc97M-744wqN6QVAxWy5nJazDfe-9V665f_NE-EAz2M</recordid><startdate>20210216</startdate><enddate>20210216</enddate><creator>Hoane, Arthur Joseph</creator><creator>Glossner, C. John</creator><creator>Moudgill, Mayan</creator><creator>Nacer, Gary J</creator><creator>Kalashnikov, Vitaly</creator><creator>Agrawal, Sitij</creator><scope>EVB</scope></search><sort><creationdate>20210216</creationdate><title>Vector processor to operate on variable length vectors using graphics processing instructions</title><author>Hoane, Arthur Joseph ; Glossner, C. John ; Moudgill, Mayan ; Nacer, Gary J ; Kalashnikov, Vitaly ; Agrawal, Sitij</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10922267B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Hoane, Arthur Joseph</creatorcontrib><creatorcontrib>Glossner, C. John</creatorcontrib><creatorcontrib>Moudgill, Mayan</creatorcontrib><creatorcontrib>Nacer, Gary J</creatorcontrib><creatorcontrib>Kalashnikov, Vitaly</creatorcontrib><creatorcontrib>Agrawal, Sitij</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hoane, Arthur Joseph</au><au>Glossner, C. John</au><au>Moudgill, Mayan</au><au>Nacer, Gary J</au><au>Kalashnikov, Vitaly</au><au>Agrawal, Sitij</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Vector processor to operate on variable length vectors using graphics processing instructions</title><date>2021-02-16</date><risdate>2021</risdate><abstract>A computer processor is disclosed. The computer processor may comprise a vector unit comprising a vector register file comprising at least one register to hold a varying number of elements. The computer processor may further comprise processing logic configured to operate on the varying number of elements in the vector register file using one or more graphics processing instructions. The computer processor may be implemented as a monolithic integrated circuit.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US10922267B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Vector processor to operate on variable length vectors using graphics processing instructions
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T10%3A14%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hoane,%20Arthur%20Joseph&rft.date=2021-02-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10922267B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true