Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency

Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency

A method includes aligning and positioning a carrier in a predetermined orientation and location within a first front opening pod (FOUP) of a cluster tool, transferring the carrier to a charging station of the cluster tool, transferring a substrate from a second front opening pod (FOUP) of the clust...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lerner, Alexander N, Vellore, Kim Ramkumar, Tindel, Steven Trey
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lerner, Alexander N
Vellore, Kim Ramkumar
Tindel, Steven Trey
description A method includes aligning and positioning a carrier in a predetermined orientation and location within a first front opening pod (FOUP) of a cluster tool, transferring the carrier to a charging station of the cluster tool, transferring a substrate from a second front opening pod (FOUP) of the cluster tool to the charging station and chucking the substrate onto the carrier, transferring the carrier having the substrate thereon from the charging station to a factory interface of the cluster tool, aligning the carrier having the substrate thereon in the factory interface of the cluster tool such that during substrate processing within a processing platform of the cluster tool the carrier is properly oriented and positioned relative to components of the processing platform, where the processing platform comprises one or more processing chambers, transferring the aligned carrier having the substrate thereon from the factory interface to the processing platform of the cluster tool for substrate processing, and transferring the aligned carrier having the processed substrate thereon from the processing platform to the factory interface.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10916464B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10916464B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10916464B13</originalsourceid><addsrcrecordid>eNqNyrEKwkAMgOEuDqK-Q9wtWCyFrori4qSOUuI11wvU5EiviG_voO5OP3z80-x2ohS0BfUQjQB77oSlA4dmTLaCJ3oyQGl_lH_E6ePOgolVwKtBCqZjF-KYgLxnxyTuNc8mHvuBFt_OsuVhf9kdc4ra0BDRkVBqrudiXRdVWZXbYvPP8wbf9jxp</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency</title><source>esp@cenet</source><creator>Lerner, Alexander N ; Vellore, Kim Ramkumar ; Tindel, Steven Trey</creator><creatorcontrib>Lerner, Alexander N ; Vellore, Kim Ramkumar ; Tindel, Steven Trey</creatorcontrib><description>A method includes aligning and positioning a carrier in a predetermined orientation and location within a first front opening pod (FOUP) of a cluster tool, transferring the carrier to a charging station of the cluster tool, transferring a substrate from a second front opening pod (FOUP) of the cluster tool to the charging station and chucking the substrate onto the carrier, transferring the carrier having the substrate thereon from the charging station to a factory interface of the cluster tool, aligning the carrier having the substrate thereon in the factory interface of the cluster tool such that during substrate processing within a processing platform of the cluster tool the carrier is properly oriented and positioned relative to components of the processing platform, where the processing platform comprises one or more processing chambers, transferring the aligned carrier having the substrate thereon from the factory interface to the processing platform of the cluster tool for substrate processing, and transferring the aligned carrier having the processed substrate thereon from the processing platform to the factory interface.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210209&amp;DB=EPODOC&amp;CC=US&amp;NR=10916464B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210209&amp;DB=EPODOC&amp;CC=US&amp;NR=10916464B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lerner, Alexander N</creatorcontrib><creatorcontrib>Vellore, Kim Ramkumar</creatorcontrib><creatorcontrib>Tindel, Steven Trey</creatorcontrib><title>Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency</title><description>A method includes aligning and positioning a carrier in a predetermined orientation and location within a first front opening pod (FOUP) of a cluster tool, transferring the carrier to a charging station of the cluster tool, transferring a substrate from a second front opening pod (FOUP) of the cluster tool to the charging station and chucking the substrate onto the carrier, transferring the carrier having the substrate thereon from the charging station to a factory interface of the cluster tool, aligning the carrier having the substrate thereon in the factory interface of the cluster tool such that during substrate processing within a processing platform of the cluster tool the carrier is properly oriented and positioned relative to components of the processing platform, where the processing platform comprises one or more processing chambers, transferring the aligned carrier having the substrate thereon from the factory interface to the processing platform of the cluster tool for substrate processing, and transferring the aligned carrier having the processed substrate thereon from the processing platform to the factory interface.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwkAMgOEuDqK-Q9wtWCyFrori4qSOUuI11wvU5EiviG_voO5OP3z80-x2ohS0BfUQjQB77oSlA4dmTLaCJ3oyQGl_lH_E6ePOgolVwKtBCqZjF-KYgLxnxyTuNc8mHvuBFt_OsuVhf9kdc4ra0BDRkVBqrudiXRdVWZXbYvPP8wbf9jxp</recordid><startdate>20210209</startdate><enddate>20210209</enddate><creator>Lerner, Alexander N</creator><creator>Vellore, Kim Ramkumar</creator><creator>Tindel, Steven Trey</creator><scope>EVB</scope></search><sort><creationdate>20210209</creationdate><title>Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency</title><author>Lerner, Alexander N ; Vellore, Kim Ramkumar ; Tindel, Steven Trey</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10916464B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lerner, Alexander N</creatorcontrib><creatorcontrib>Vellore, Kim Ramkumar</creatorcontrib><creatorcontrib>Tindel, Steven Trey</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lerner, Alexander N</au><au>Vellore, Kim Ramkumar</au><au>Tindel, Steven Trey</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency</title><date>2021-02-09</date><risdate>2021</risdate><abstract>A method includes aligning and positioning a carrier in a predetermined orientation and location within a first front opening pod (FOUP) of a cluster tool, transferring the carrier to a charging station of the cluster tool, transferring a substrate from a second front opening pod (FOUP) of the cluster tool to the charging station and chucking the substrate onto the carrier, transferring the carrier having the substrate thereon from the charging station to a factory interface of the cluster tool, aligning the carrier having the substrate thereon in the factory interface of the cluster tool such that during substrate processing within a processing platform of the cluster tool the carrier is properly oriented and positioned relative to components of the processing platform, where the processing platform comprises one or more processing chambers, transferring the aligned carrier having the substrate thereon from the factory interface to the processing platform of the cluster tool for substrate processing, and transferring the aligned carrier having the processed substrate thereon from the processing platform to the factory interface.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10916464B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method of pre aligning carrier, wafer and carrier-wafer combination for throughput efficiency
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T01%3A18%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lerner,%20Alexander%20N&rft.date=2021-02-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10916464B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true