Embedded scheduling of hardware resources for hardware acceleration
An integrated circuit (IC) may include a scheduler for hardware acceleration. The scheduler may include a command queue having a plurality of slots and configured to store commands offloaded from a host processor for execution by compute units of the IC. The scheduler may include a status register h...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Tarwala, Idris I Neema, Hem C Soe, Soren T Santan, Sonal Parekh, Umang |
| description | An integrated circuit (IC) may include a scheduler for hardware acceleration. The scheduler may include a command queue having a plurality of slots and configured to store commands offloaded from a host processor for execution by compute units of the IC. The scheduler may include a status register having bit locations corresponding to the slots of the command queue. The scheduler may also include a controller coupled to the command queue and the status register. The controller may be configured to schedule the compute units of the IC to execute the commands stored in the slots of the command queue and update the bit locations of the status register to indicate which commands from the command queue are finished executing. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10877766B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10877766B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10877766B23</originalsourceid><addsrcrecordid>eNrjZHB2zU1KTUlJTVEoTs5ITSnNycxLV8hPU8hILEopTyxKVShKLc4vLUpOLVZIyy9CCCcmJ6fmpBYllmTm5_EwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEMDC3NzczMzJyNjYtQAAJzLMv8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Embedded scheduling of hardware resources for hardware acceleration</title><source>esp@cenet</source><creator>Tarwala, Idris I ; Neema, Hem C ; Soe, Soren T ; Santan, Sonal ; Parekh, Umang</creator><creatorcontrib>Tarwala, Idris I ; Neema, Hem C ; Soe, Soren T ; Santan, Sonal ; Parekh, Umang</creatorcontrib><description>An integrated circuit (IC) may include a scheduler for hardware acceleration. The scheduler may include a command queue having a plurality of slots and configured to store commands offloaded from a host processor for execution by compute units of the IC. The scheduler may include a status register having bit locations corresponding to the slots of the command queue. The scheduler may also include a controller coupled to the command queue and the status register. The controller may be configured to schedule the compute units of the IC to execute the commands stored in the slots of the command queue and update the bit locations of the status register to indicate which commands from the command queue are finished executing.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201229&DB=EPODOC&CC=US&NR=10877766B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201229&DB=EPODOC&CC=US&NR=10877766B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tarwala, Idris I</creatorcontrib><creatorcontrib>Neema, Hem C</creatorcontrib><creatorcontrib>Soe, Soren T</creatorcontrib><creatorcontrib>Santan, Sonal</creatorcontrib><creatorcontrib>Parekh, Umang</creatorcontrib><title>Embedded scheduling of hardware resources for hardware acceleration</title><description>An integrated circuit (IC) may include a scheduler for hardware acceleration. The scheduler may include a command queue having a plurality of slots and configured to store commands offloaded from a host processor for execution by compute units of the IC. The scheduler may include a status register having bit locations corresponding to the slots of the command queue. The scheduler may also include a controller coupled to the command queue and the status register. The controller may be configured to schedule the compute units of the IC to execute the commands stored in the slots of the command queue and update the bit locations of the status register to indicate which commands from the command queue are finished executing.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB2zU1KTUlJTVEoTs5ITSnNycxLV8hPU8hILEopTyxKVShKLc4vLUpOLVZIyy9CCCcmJ6fmpBYllmTm5_EwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEMDC3NzczMzJyNjYtQAAJzLMv8</recordid><startdate>20201229</startdate><enddate>20201229</enddate><creator>Tarwala, Idris I</creator><creator>Neema, Hem C</creator><creator>Soe, Soren T</creator><creator>Santan, Sonal</creator><creator>Parekh, Umang</creator><scope>EVB</scope></search><sort><creationdate>20201229</creationdate><title>Embedded scheduling of hardware resources for hardware acceleration</title><author>Tarwala, Idris I ; Neema, Hem C ; Soe, Soren T ; Santan, Sonal ; Parekh, Umang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10877766B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Tarwala, Idris I</creatorcontrib><creatorcontrib>Neema, Hem C</creatorcontrib><creatorcontrib>Soe, Soren T</creatorcontrib><creatorcontrib>Santan, Sonal</creatorcontrib><creatorcontrib>Parekh, Umang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tarwala, Idris I</au><au>Neema, Hem C</au><au>Soe, Soren T</au><au>Santan, Sonal</au><au>Parekh, Umang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Embedded scheduling of hardware resources for hardware acceleration</title><date>2020-12-29</date><risdate>2020</risdate><abstract>An integrated circuit (IC) may include a scheduler for hardware acceleration. The scheduler may include a command queue having a plurality of slots and configured to store commands offloaded from a host processor for execution by compute units of the IC. The scheduler may include a status register having bit locations corresponding to the slots of the command queue. The scheduler may also include a controller coupled to the command queue and the status register. The controller may be configured to schedule the compute units of the IC to execute the commands stored in the slots of the command queue and update the bit locations of the status register to indicate which commands from the command queue are finished executing.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10877766B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Embedded scheduling of hardware resources for hardware acceleration |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T07%3A32%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tarwala,%20Idris%20I&rft.date=2020-12-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10877766B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |