Semiconductor device with transistor local interconnects
A semiconductor device includes a substrate with first and second transistors disposed thereon and including sources, drains, and gates, wherein the first and second gates extend longitudinally as part of linear strips that are parallel to and spaced apart. The device further includes a first CB lay...
Gespeichert in:
Hauptverfasser: | , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Kengeri, Subramani Venkatesan, Suresh Kim, Jeff Nguyen, Chinh Johnson, Scott Lin, Irene Y Soss, Steven Rashed, Mahbub Tarabbia, Marc |
description | A semiconductor device includes a substrate with first and second transistors disposed thereon and including sources, drains, and gates, wherein the first and second gates extend longitudinally as part of linear strips that are parallel to and spaced apart. The device further includes a first CB layer forming a local interconnect electrically connected to the first gate, a second CB layer forming a local interconnect electrically connected to the second gate, and a CA layer forming a local interconnect extending longitudinally between first and second ends of the CA layer. The first and second CB layers and the CA layer are disposed between a first metal layer and the substrate. The first metal layer is disposed above each source, drain, and gate of the transistors, The CA layer extends parallel to the first and second linear strips and is substantially perpendicular to the first and second CB layers. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10833018B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10833018B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10833018B23</originalsourceid><addsrcrecordid>eNrjZLAITs3NTM7PSylNLskvUkhJLctMTlUozyzJUCgpSswrziwGCefkJyfmKGTmlaQWAdXmpSaXFPMwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEMDC2NjA0MLJyNjYtQAAHJ9L1E</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device with transistor local interconnects</title><source>esp@cenet</source><creator>Kengeri, Subramani ; Venkatesan, Suresh ; Kim, Jeff ; Nguyen, Chinh ; Johnson, Scott ; Lin, Irene Y ; Soss, Steven ; Rashed, Mahbub ; Tarabbia, Marc</creator><creatorcontrib>Kengeri, Subramani ; Venkatesan, Suresh ; Kim, Jeff ; Nguyen, Chinh ; Johnson, Scott ; Lin, Irene Y ; Soss, Steven ; Rashed, Mahbub ; Tarabbia, Marc</creatorcontrib><description>A semiconductor device includes a substrate with first and second transistors disposed thereon and including sources, drains, and gates, wherein the first and second gates extend longitudinally as part of linear strips that are parallel to and spaced apart. The device further includes a first CB layer forming a local interconnect electrically connected to the first gate, a second CB layer forming a local interconnect electrically connected to the second gate, and a CA layer forming a local interconnect extending longitudinally between first and second ends of the CA layer. The first and second CB layers and the CA layer are disposed between a first metal layer and the substrate. The first metal layer is disposed above each source, drain, and gate of the transistors, The CA layer extends parallel to the first and second linear strips and is substantially perpendicular to the first and second CB layers.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201110&DB=EPODOC&CC=US&NR=10833018B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201110&DB=EPODOC&CC=US&NR=10833018B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kengeri, Subramani</creatorcontrib><creatorcontrib>Venkatesan, Suresh</creatorcontrib><creatorcontrib>Kim, Jeff</creatorcontrib><creatorcontrib>Nguyen, Chinh</creatorcontrib><creatorcontrib>Johnson, Scott</creatorcontrib><creatorcontrib>Lin, Irene Y</creatorcontrib><creatorcontrib>Soss, Steven</creatorcontrib><creatorcontrib>Rashed, Mahbub</creatorcontrib><creatorcontrib>Tarabbia, Marc</creatorcontrib><title>Semiconductor device with transistor local interconnects</title><description>A semiconductor device includes a substrate with first and second transistors disposed thereon and including sources, drains, and gates, wherein the first and second gates extend longitudinally as part of linear strips that are parallel to and spaced apart. The device further includes a first CB layer forming a local interconnect electrically connected to the first gate, a second CB layer forming a local interconnect electrically connected to the second gate, and a CA layer forming a local interconnect extending longitudinally between first and second ends of the CA layer. The first and second CB layers and the CA layer are disposed between a first metal layer and the substrate. The first metal layer is disposed above each source, drain, and gate of the transistors, The CA layer extends parallel to the first and second linear strips and is substantially perpendicular to the first and second CB layers.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAITs3NTM7PSylNLskvUkhJLctMTlUozyzJUCgpSswrziwGCefkJyfmKGTmlaQWAdXmpSaXFPMwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEMDC2NjA0MLJyNjYtQAAHJ9L1E</recordid><startdate>20201110</startdate><enddate>20201110</enddate><creator>Kengeri, Subramani</creator><creator>Venkatesan, Suresh</creator><creator>Kim, Jeff</creator><creator>Nguyen, Chinh</creator><creator>Johnson, Scott</creator><creator>Lin, Irene Y</creator><creator>Soss, Steven</creator><creator>Rashed, Mahbub</creator><creator>Tarabbia, Marc</creator><scope>EVB</scope></search><sort><creationdate>20201110</creationdate><title>Semiconductor device with transistor local interconnects</title><author>Kengeri, Subramani ; Venkatesan, Suresh ; Kim, Jeff ; Nguyen, Chinh ; Johnson, Scott ; Lin, Irene Y ; Soss, Steven ; Rashed, Mahbub ; Tarabbia, Marc</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10833018B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Kengeri, Subramani</creatorcontrib><creatorcontrib>Venkatesan, Suresh</creatorcontrib><creatorcontrib>Kim, Jeff</creatorcontrib><creatorcontrib>Nguyen, Chinh</creatorcontrib><creatorcontrib>Johnson, Scott</creatorcontrib><creatorcontrib>Lin, Irene Y</creatorcontrib><creatorcontrib>Soss, Steven</creatorcontrib><creatorcontrib>Rashed, Mahbub</creatorcontrib><creatorcontrib>Tarabbia, Marc</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kengeri, Subramani</au><au>Venkatesan, Suresh</au><au>Kim, Jeff</au><au>Nguyen, Chinh</au><au>Johnson, Scott</au><au>Lin, Irene Y</au><au>Soss, Steven</au><au>Rashed, Mahbub</au><au>Tarabbia, Marc</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device with transistor local interconnects</title><date>2020-11-10</date><risdate>2020</risdate><abstract>A semiconductor device includes a substrate with first and second transistors disposed thereon and including sources, drains, and gates, wherein the first and second gates extend longitudinally as part of linear strips that are parallel to and spaced apart. The device further includes a first CB layer forming a local interconnect electrically connected to the first gate, a second CB layer forming a local interconnect electrically connected to the second gate, and a CA layer forming a local interconnect extending longitudinally between first and second ends of the CA layer. The first and second CB layers and the CA layer are disposed between a first metal layer and the substrate. The first metal layer is disposed above each source, drain, and gate of the transistors, The CA layer extends parallel to the first and second linear strips and is substantially perpendicular to the first and second CB layers.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US10833018B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Semiconductor device with transistor local interconnects |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T15%3A26%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kengeri,%20Subramani&rft.date=2020-11-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10833018B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |