Core for a data processing engine in an integrated circuit
An example core for a data processing engine (DPE) includes a register file, a processor, coupled to the register file. The processor includes a multiply-accumulate (MAC) circuit, and permute circuitry coupled between the register file and the MAC circuit, the permute circuitry configured to concate...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Tuan, Tim Langer, Jan Ozgul, Baris Noguera Serra, Juan J Bilski, Goran HK |
| description | An example core for a data processing engine (DPE) includes a register file, a processor, coupled to the register file. The processor includes a multiply-accumulate (MAC) circuit, and permute circuitry coupled between the register file and the MAC circuit, the permute circuitry configured to concatenate at least one pair of outputs of the register file to provide at least one input to the MAC circuit. The core further includes an instruction decoder, coupled to the processor, configured to decode a very large instruction word (VLIW) to set a plurality of parameters of the processor, the plurality of parameters including first parameters of the permute circuitry and second parameters of the MAC circuit. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10747531B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10747531B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10747531B13</originalsourceid><addsrcrecordid>eNrjZLByzi9KVUjLL1JIVEhJLElUKCjKT04tLs7MS1dIzUvPzEtVyMxTSMwDkiWp6UWJJakpCsmZRcmlmSU8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSQ-NNjQwNzE3NTY0MnQmBg1AC_JLqk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Core for a data processing engine in an integrated circuit</title><source>esp@cenet</source><creator>Tuan, Tim ; Langer, Jan ; Ozgul, Baris ; Noguera Serra, Juan J ; Bilski, Goran HK</creator><creatorcontrib>Tuan, Tim ; Langer, Jan ; Ozgul, Baris ; Noguera Serra, Juan J ; Bilski, Goran HK</creatorcontrib><description>An example core for a data processing engine (DPE) includes a register file, a processor, coupled to the register file. The processor includes a multiply-accumulate (MAC) circuit, and permute circuitry coupled between the register file and the MAC circuit, the permute circuitry configured to concatenate at least one pair of outputs of the register file to provide at least one input to the MAC circuit. The core further includes an instruction decoder, coupled to the processor, configured to decode a very large instruction word (VLIW) to set a plurality of parameters of the processor, the plurality of parameters including first parameters of the permute circuitry and second parameters of the MAC circuit.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200818&DB=EPODOC&CC=US&NR=10747531B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200818&DB=EPODOC&CC=US&NR=10747531B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tuan, Tim</creatorcontrib><creatorcontrib>Langer, Jan</creatorcontrib><creatorcontrib>Ozgul, Baris</creatorcontrib><creatorcontrib>Noguera Serra, Juan J</creatorcontrib><creatorcontrib>Bilski, Goran HK</creatorcontrib><title>Core for a data processing engine in an integrated circuit</title><description>An example core for a data processing engine (DPE) includes a register file, a processor, coupled to the register file. The processor includes a multiply-accumulate (MAC) circuit, and permute circuitry coupled between the register file and the MAC circuit, the permute circuitry configured to concatenate at least one pair of outputs of the register file to provide at least one input to the MAC circuit. The core further includes an instruction decoder, coupled to the processor, configured to decode a very large instruction word (VLIW) to set a plurality of parameters of the processor, the plurality of parameters including first parameters of the permute circuitry and second parameters of the MAC circuit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLByzi9KVUjLL1JIVEhJLElUKCjKT04tLs7MS1dIzUvPzEtVyMxTSMwDkiWp6UWJJakpCsmZRcmlmSU8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSQ-NNjQwNzE3NTY0MnQmBg1AC_JLqk</recordid><startdate>20200818</startdate><enddate>20200818</enddate><creator>Tuan, Tim</creator><creator>Langer, Jan</creator><creator>Ozgul, Baris</creator><creator>Noguera Serra, Juan J</creator><creator>Bilski, Goran HK</creator><scope>EVB</scope></search><sort><creationdate>20200818</creationdate><title>Core for a data processing engine in an integrated circuit</title><author>Tuan, Tim ; Langer, Jan ; Ozgul, Baris ; Noguera Serra, Juan J ; Bilski, Goran HK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10747531B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Tuan, Tim</creatorcontrib><creatorcontrib>Langer, Jan</creatorcontrib><creatorcontrib>Ozgul, Baris</creatorcontrib><creatorcontrib>Noguera Serra, Juan J</creatorcontrib><creatorcontrib>Bilski, Goran HK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tuan, Tim</au><au>Langer, Jan</au><au>Ozgul, Baris</au><au>Noguera Serra, Juan J</au><au>Bilski, Goran HK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Core for a data processing engine in an integrated circuit</title><date>2020-08-18</date><risdate>2020</risdate><abstract>An example core for a data processing engine (DPE) includes a register file, a processor, coupled to the register file. The processor includes a multiply-accumulate (MAC) circuit, and permute circuitry coupled between the register file and the MAC circuit, the permute circuitry configured to concatenate at least one pair of outputs of the register file to provide at least one input to the MAC circuit. The core further includes an instruction decoder, coupled to the processor, configured to decode a very large instruction word (VLIW) to set a plurality of parameters of the processor, the plurality of parameters including first parameters of the permute circuitry and second parameters of the MAC circuit.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10747531B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Core for a data processing engine in an integrated circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T06%3A53%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tuan,%20Tim&rft.date=2020-08-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10747531B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |