Migrating operating system interference events to a second set of logical processors along with a set of timers that are synchronized using a global clock

A method, information processing system, and computer program product are provided for managing operating system interference on applications in a parallel processing system. A mapping of hardware multi-threading threads to at least one processing core is determined, and first and second sets of log...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Seelam, Seetharami R, Lewars, John, Divirgilio, John, Veale, Brian F, Fong, Liana L
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!