Content addressable memory with match hit quality indication

Content addressable memory with match hit quality indication

A logic circuit is provided including at least two input cells and a sense circuit. The input cells are connected to a common result line. Further, the input cells are operable for influencing an electrical quantity at the result line. The sense circuit is connected to the result line, and is adapte...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fritsch, Alexander, Eckert, Martin
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fritsch, Alexander
Eckert, Martin
description A logic circuit is provided including at least two input cells and a sense circuit. The input cells are connected to a common result line. Further, the input cells are operable for influencing an electrical quantity at the result line. The sense circuit is connected to the result line, and is adapted to output a discrete value out of more than two possible values based on the electrical quantity.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10614884B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10614884B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10614884B23</originalsourceid><addsrcrecordid>eNrjZLBxzs8rSc0rUUhMSSlKLS5OTMpJVchNzc0vqlQozyzJUMhNLEnOUMjILFEoLE3MySypVMjMS8lMTizJzM_jYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGBmaGJhYWJk5GxsSoAQAXpTBe</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Content addressable memory with match hit quality indication</title><source>esp@cenet</source><creator>Fritsch, Alexander ; Eckert, Martin</creator><creatorcontrib>Fritsch, Alexander ; Eckert, Martin</creatorcontrib><description>A logic circuit is provided including at least two input cells and a sense circuit. The input cells are connected to a common result line. Further, the input cells are operable for influencing an electrical quantity at the result line. The sense circuit is connected to the result line, and is adapted to output a discrete value out of more than two possible values based on the electrical quantity.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200407&amp;DB=EPODOC&amp;CC=US&amp;NR=10614884B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200407&amp;DB=EPODOC&amp;CC=US&amp;NR=10614884B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fritsch, Alexander</creatorcontrib><creatorcontrib>Eckert, Martin</creatorcontrib><title>Content addressable memory with match hit quality indication</title><description>A logic circuit is provided including at least two input cells and a sense circuit. The input cells are connected to a common result line. Further, the input cells are operable for influencing an electrical quantity at the result line. The sense circuit is connected to the result line, and is adapted to output a discrete value out of more than two possible values based on the electrical quantity.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxzs8rSc0rUUhMSSlKLS5OTMpJVchNzc0vqlQozyzJUMhNLEnOUMjILFEoLE3MySypVMjMS8lMTizJzM_jYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGBmaGJhYWJk5GxsSoAQAXpTBe</recordid><startdate>20200407</startdate><enddate>20200407</enddate><creator>Fritsch, Alexander</creator><creator>Eckert, Martin</creator><scope>EVB</scope></search><sort><creationdate>20200407</creationdate><title>Content addressable memory with match hit quality indication</title><author>Fritsch, Alexander ; Eckert, Martin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10614884B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Fritsch, Alexander</creatorcontrib><creatorcontrib>Eckert, Martin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fritsch, Alexander</au><au>Eckert, Martin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Content addressable memory with match hit quality indication</title><date>2020-04-07</date><risdate>2020</risdate><abstract>A logic circuit is provided including at least two input cells and a sense circuit. The input cells are connected to a common result line. Further, the input cells are operable for influencing an electrical quantity at the result line. The sense circuit is connected to the result line, and is adapted to output a discrete value out of more than two possible values based on the electrical quantity.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10614884B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Content addressable memory with match hit quality indication
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T02%3A59%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fritsch,%20Alexander&rft.date=2020-04-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10614884B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true