Read process in a semiconductor memory device including a memory cell transistor
According to one embodiment, a semiconductor memory device includes: a word line; a first memory cell; a first circuit; and a second circuit. The first memory cell is connected to the word line. The first circuit generates a first voltage having a waveform including a first time period during which...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Nagata, Motoki Shiga, Hitoshi Shimizu, Kan Saigusa, Shigehito Morimoto, Makoto Fujimoto, Ryuichi Takada, Yumi |
| description | According to one embodiment, a semiconductor memory device includes: a word line; a first memory cell; a first circuit; and a second circuit. The first memory cell is connected to the word line. The first circuit generates a first voltage having a waveform including a first time period during which a voltage value increases with time and a second time period during which the voltage value decreases with time, and applies the generated first voltage to the word line. The second circuit measures first time from a first timing when a state of the first memory cell changes according to the first voltage to a second timing when the state of the first memory cell changes according to the first voltage after the first timing. The second circuit determines first data stored in the first memory cell on the basis of the measured first time. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10593405B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10593405B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10593405B23</originalsourceid><addsrcrecordid>eNqNyzsKAjEUheE0FqLu4boAYXScwlZRLMVHPYSbMxLIi9yM4O5NMQuwOsX_nbm63aENpRwZImQDaRJ4yzGYkUvM5OFj_pLBxzIqYDcaG97VTYXhHJWsg1iph6WaDdoJVtMu1Ppyfp6uG6TYQ5JmBJT-9dg23aHdN91x1_5jfqaeN6w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Read process in a semiconductor memory device including a memory cell transistor</title><source>esp@cenet</source><creator>Nagata, Motoki ; Shiga, Hitoshi ; Shimizu, Kan ; Saigusa, Shigehito ; Morimoto, Makoto ; Fujimoto, Ryuichi ; Takada, Yumi</creator><creatorcontrib>Nagata, Motoki ; Shiga, Hitoshi ; Shimizu, Kan ; Saigusa, Shigehito ; Morimoto, Makoto ; Fujimoto, Ryuichi ; Takada, Yumi</creatorcontrib><description>According to one embodiment, a semiconductor memory device includes: a word line; a first memory cell; a first circuit; and a second circuit. The first memory cell is connected to the word line. The first circuit generates a first voltage having a waveform including a first time period during which a voltage value increases with time and a second time period during which the voltage value decreases with time, and applies the generated first voltage to the word line. The second circuit measures first time from a first timing when a state of the first memory cell changes according to the first voltage to a second timing when the state of the first memory cell changes according to the first voltage after the first timing. The second circuit determines first data stored in the first memory cell on the basis of the measured first time.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200317&DB=EPODOC&CC=US&NR=10593405B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200317&DB=EPODOC&CC=US&NR=10593405B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Nagata, Motoki</creatorcontrib><creatorcontrib>Shiga, Hitoshi</creatorcontrib><creatorcontrib>Shimizu, Kan</creatorcontrib><creatorcontrib>Saigusa, Shigehito</creatorcontrib><creatorcontrib>Morimoto, Makoto</creatorcontrib><creatorcontrib>Fujimoto, Ryuichi</creatorcontrib><creatorcontrib>Takada, Yumi</creatorcontrib><title>Read process in a semiconductor memory device including a memory cell transistor</title><description>According to one embodiment, a semiconductor memory device includes: a word line; a first memory cell; a first circuit; and a second circuit. The first memory cell is connected to the word line. The first circuit generates a first voltage having a waveform including a first time period during which a voltage value increases with time and a second time period during which the voltage value decreases with time, and applies the generated first voltage to the word line. The second circuit measures first time from a first timing when a state of the first memory cell changes according to the first voltage to a second timing when the state of the first memory cell changes according to the first voltage after the first timing. The second circuit determines first data stored in the first memory cell on the basis of the measured first time.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyzsKAjEUheE0FqLu4boAYXScwlZRLMVHPYSbMxLIi9yM4O5NMQuwOsX_nbm63aENpRwZImQDaRJ4yzGYkUvM5OFj_pLBxzIqYDcaG97VTYXhHJWsg1iph6WaDdoJVtMu1Ppyfp6uG6TYQ5JmBJT-9dg23aHdN91x1_5jfqaeN6w</recordid><startdate>20200317</startdate><enddate>20200317</enddate><creator>Nagata, Motoki</creator><creator>Shiga, Hitoshi</creator><creator>Shimizu, Kan</creator><creator>Saigusa, Shigehito</creator><creator>Morimoto, Makoto</creator><creator>Fujimoto, Ryuichi</creator><creator>Takada, Yumi</creator><scope>EVB</scope></search><sort><creationdate>20200317</creationdate><title>Read process in a semiconductor memory device including a memory cell transistor</title><author>Nagata, Motoki ; Shiga, Hitoshi ; Shimizu, Kan ; Saigusa, Shigehito ; Morimoto, Makoto ; Fujimoto, Ryuichi ; Takada, Yumi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10593405B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Nagata, Motoki</creatorcontrib><creatorcontrib>Shiga, Hitoshi</creatorcontrib><creatorcontrib>Shimizu, Kan</creatorcontrib><creatorcontrib>Saigusa, Shigehito</creatorcontrib><creatorcontrib>Morimoto, Makoto</creatorcontrib><creatorcontrib>Fujimoto, Ryuichi</creatorcontrib><creatorcontrib>Takada, Yumi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nagata, Motoki</au><au>Shiga, Hitoshi</au><au>Shimizu, Kan</au><au>Saigusa, Shigehito</au><au>Morimoto, Makoto</au><au>Fujimoto, Ryuichi</au><au>Takada, Yumi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Read process in a semiconductor memory device including a memory cell transistor</title><date>2020-03-17</date><risdate>2020</risdate><abstract>According to one embodiment, a semiconductor memory device includes: a word line; a first memory cell; a first circuit; and a second circuit. The first memory cell is connected to the word line. The first circuit generates a first voltage having a waveform including a first time period during which a voltage value increases with time and a second time period during which the voltage value decreases with time, and applies the generated first voltage to the word line. The second circuit measures first time from a first timing when a state of the first memory cell changes according to the first voltage to a second timing when the state of the first memory cell changes according to the first voltage after the first timing. The second circuit determines first data stored in the first memory cell on the basis of the measured first time.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10593405B2 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Read process in a semiconductor memory device including a memory cell transistor |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T12%3A40%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Nagata,%20Motoki&rft.date=2020-03-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10593405B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |